A Ultra-Low Specific On-Resistance and Extended Gate SJ LDMOS Structure

被引:1
|
作者
Wu, Lijuan [1 ]
Chen, Jiaqi [1 ]
Yang, Hang [1 ]
Ding, QiLin [1 ]
Chen, Xing [1 ]
Su, Shaolian [1 ]
机构
[1] Changsha Univ Sci & Technol, Changsha, Hunan, Peoples R China
关键词
Substrate assisted depletion (SAD); Super-junction (SJ); Extended gate (EG); Charge compensation; Accumulation layer; SUPERJUNCTION LDMOS; SOI-LDMOS; OPTIMIZATION;
D O I
10.1007/s42341-021-00302-7
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A new structure of extended gate (EG) SJ LDMOS is proposed in this paper to overcome the substrate assisted depletion (SAD) effect in the structure of Super-Junction lateral double diffused metal oxide semiconductor (SJ LDMOS). Different from other surface SJ structures, the SJ layer of the structure is located in the body of the drift region. Gate oxide and silicon layer form the EG Structure-Oxide-Semiconductor structure that is similar to Metal-Insulator-Semiconductor capacitor. The the N-drift of the EG structure can obtain the charge compensation to overcome the SAD effect, and a nearly rectangular electric field is achieved. In the on-state, the EG structure has two conductive channels and the accumulation layer is formed on the drift region. By accumulating high concentration electrons in the channels, the specific on-resistance (R-ON,R-sp) is greatly reduced. When the drift length is 24 mu m, 431.4 V breakdown voltage (V-B) and 9.8 m omega cm(2)R(ON,sp) are achieved, and the figure of merit is 18.9 MW cm(-2).
引用
收藏
页码:211 / 216
页数:6
相关论文
共 50 条
  • [1] A Ultra-Low Specific On-Resistance and Extended Gate SJ LDMOS Structure
    Lijuan Wu
    Jiaqi Chen
    Hang Yang
    QiLin Ding
    Xing Chen
    Shaolian Su
    [J]. Transactions on Electrical and Electronic Materials, 2021, 22 : 211 - 216
  • [2] Multi-dimensional accumulation gate LDMOS with ultra-low specific on-resistance
    Wu, Lijuan
    Yang, Gang
    Liu, Mengjiao
    Liang, Jiahui
    Zhang, Mengyuan
    Zhang, Tengfei
    [J]. MICROELECTRONICS JOURNAL, 2023, 138
  • [3] Research on Ultra-Low On-Resistance Trench Gate LDMOS Device
    Lin, Xiao-Nan
    Wu, Tuan-Zhuang
    Xu, Chao-Qi
    Li, Ren-Wei
    Zhang, Yi
    Xue, Lu-Jie
    Chen, Shu-Xian
    Lin, Feng
    Liu, Si-Yang
    Sun, Wei-Feng
    [J]. Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2023, 51 (08): : 1995 - 2002
  • [4] SJ-LDMOS with high breakdown voltage and ultra-low on-resistance
    Chen, W.
    Zhang, B.
    Li, Z.
    [J]. ELECTRONICS LETTERS, 2006, 42 (22) : 1314 - 1316
  • [5] An ultra-low specific on-resistance trench LDMOS with a U-shaped gate and accumulation layer
    Li Peng-Cheng
    Luo Xiao-Rong
    Luo Yin-Chun
    Zhou Kun
    Shi Xian-Long
    Zhang Yan-Hui
    Lv Meng-Shan
    [J]. CHINESE PHYSICS B, 2015, 24 (04)
  • [6] An ultra-low specific on-resistance trench LDMOS with a U-shaped gate and accumulation layer
    李鹏程
    罗小蓉
    罗尹春
    周坤
    石先龙
    张彦辉
    吕孟山
    [J]. Chinese Physics B, 2015, (04) : 403 - 408
  • [7] A 0.25 μm 700 V BCD Technology with Ultra-low Specific On-resistance SJ-LDMOS
    He, Nailong
    Zhang, Sen
    Zhu, Xuhan
    Li, Xuchao
    Wang, Hao
    Zhang, Wentong
    He, Boyong
    [J]. PROCEEDINGS OF THE 2020 32ND INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD 2020), 2020, : 419 - 422
  • [8] Design and Simulation Optimization of an Ultra-Low Specific On-Resistance LDMOS Device
    Yu, Shaoxin
    Shao, Weiheng
    Chen, Rongsheng
    Zhang, Rilin
    Liu, Xiaoqing
    Wu, Yongjun
    Zhao, Bin
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 14 - 22
  • [9] An ultra-low specific on-resistance double-gate trench SOI LDMOS with P/N pillars
    Yang, Dong
    Hu, Shengdong
    Lei, Jianmei
    Huang, Ye
    Yuan, Qi
    Jiang, Yuyu
    Guo, Jingwei
    Cheng, Kun
    Lin, Zhi
    Zhou, Xichuan
    Tang, Fang
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2017, 112 : 269 - 278
  • [10] An Ultra-low On-resistance Triple RESURF Tri-gate LDMOS Power Device
    Kong, Moufu
    Yi, Bo
    Chen, Xingbi
    [J]. 2019 IEEE 13TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS (PEDS), 2019,