共 50 条
- [31] Impact of Charge Trapping Effect on Negative Bias Temperature Instability in P-MOSFETs with HfO2/SiON Gate Stack PROCEEDINGS OF THE 17TH INTERNATIONAL VACUUM CONGRESS/13TH INTERNATIONAL CONFERENCE ON SURFACE SCIENCE/INTERNATIONAL CONFERENCE ON NANOSCIENCE AND TECHNOLOGY, 2008, 100
- [35] POSITIVE AND NEGATIVE BIAS TEMPERATURE INSTABILITY ON SUB-NANOMETER EOT HIGH-K MOSFETS 2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 1095 - 1098
- [36] Analytical Modeling of Negative Bias Temperature Instability in Triple Gate MOSFETs ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 309 - 312
- [37] Impact of substrate bias on p-MOSFET Negative Bias Temperature Instability 2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 700 - 701
- [38] Simulations of bias temperature instabilities in p-MOSFETs with HfySiOx-based gate dielectrics PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 333 - 341
- [40] Process and doping species dependence of negative-bias-temperature instability for p-channel MOSFETs 2002 7TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2002, : 150 - 153