Negative bias temperature instability of deep sub-micron p-MOSFETs under pulsed bias stress

被引:0
|
作者
Zhu, B [1 ]
Suehle, JS [1 ]
Chen, Y [1 ]
Bernstein, JB [1 ]
机构
[1] Univ Maryland, Ctr Reliabil Engn, College Pk, MD 20742 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Negative bias temperature instability (NBTI) and Positive bias temperature instability (PBTI) of p-MOSFETs with 2.4 nm thick oxide films were studied. The DeltaVth interface trap generation of p-MOSFET at DC and AC bias stresses with frequency up to 500 KHz were measured. Additional tests were also conducted under unipolar and bipolar bias stresses with varied stress on and off times. The DeltaVth and interface trap generation of p-MOSFET were observed to be significantly reduced for pulsed bias repetition frequencies greater than 10 KHz. However, DeltaVth of PBTI was almost independent of the bias stress frequency. These results suggested that there are different mechanisms for NBTI and PBTI phenomena, and the reliability specifications of NBTI could possibly be relaxed under certain pulsed operation conditions.
引用
收藏
页码:125 / 129
页数:5
相关论文
共 50 条
  • [1] Negative bias temperature instability (NBTI) in deep sub-micron p+-gate pMOSFETs
    Chen, YF
    Lin, MH
    Chou, CH
    Chang, WC
    Huang, SC
    Chang, YJ
    Fu, KY
    Lee, MT
    Liu, CH
    Fan, SE
    2000 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2000, : 98 - 101
  • [2] Factors for Negative Bias Temperature Instability Improvement in Deep Sub-Micron CMOS Technology
    Liao, C. C.
    Gan, Z. H.
    Wu, Y. J.
    Zheng, K.
    Guo, R.
    Ju, J. H.
    Ning, Jay
    He, Allan
    Ye, Shirly
    Liu, Eric
    Wong, Waisum
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 612 - 615
  • [3] Material Dependence of Negative Bias Temperature Instability (NBTI) Stress and Recovery in SiON p-MOSFETs
    Mahapatra, S.
    Maheta, V. D.
    Deora, S.
    Kumar, E. N.
    Purawat, S.
    Olsen, C.
    Ahmed, K.
    Islam, A. E.
    Alam, M. A.
    SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 10, 2009, 19 (02): : 243 - +
  • [4] Model for negative bias temperature instability in p-MOSFETs with ultrathin oxynitride layers
    Houssa, M
    Parthasarathy, C
    Espreux, N
    Revil, N
    Autran, JL
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2003, 322 (1-3) : 100 - 104
  • [5] On the degradation of p-MOSFETs in analog and RF circuits under inhomogeneous negative bias temperature stress
    Schlünder, C
    Brederlow, R
    Ankele, B
    Goser, ALK
    Thewes, R
    41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 5 - 10
  • [6] Negative bias temperature instability in strain-engineered p-MOSFETs: a simulation study
    Maiti, Tapas Kumar
    Mahato, Satya Sopan
    Chakraborty, Pinaki
    Maiti, Chinmay Kumar
    Sarkar, Subir Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2010, 9 (01) : 1 - 7
  • [7] Method to predict length dependency of negative bias temperature instability degradation in p-MOSFETs
    Seo, Ji-Hoon
    Kim, Gang-Jun
    Son, Donghee
    Lee, Nam-Hyun
    Kang, Yongha
    Kang, Bongkoo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (08)
  • [8] Negative bias temperature instability in strain-engineered p-MOSFETs: a simulation study
    Tapas Kumar Maiti
    Satya Sopan Mahato
    Pinaki Chakraborty
    Chinmay Kumar Maiti
    Subir Kumar Sarkar
    Journal of Computational Electronics, 2010, 9 : 1 - 7
  • [9] Negative bias temperature instability of HfN/HfO2 gated p-MOSFETs
    Sa, N
    Kang, JF
    Yang, H
    Lu, XY
    Zhang, X
    Han, RQ
    ACTA PHYSICA SINICA, 2006, 55 (03) : 1419 - 1423
  • [10] Trapping mechanisms in negative bias temperature stressed p-MOSFETs
    Schlünder, Christian
    Brederlow, Ralf
    Wieczorek, Peter
    Dahl, Claus
    Holz, Jürgen
    Röhner, Michael
    Kessel, Sylvia
    Herold, Volker
    Goser, Karl
    Weber, Werner
    Thewes, Roland
    Microelectronics Reliability, 39 (6-7): : 821 - 826