Fully working 1.10μm2 embedded 6T-SRAM technology with high-k gate dielectric device for ultra low power applications

被引：0

作者：

Ryu, HJ ^{[1
]}

Chung, WY ^{[1
]}

Jang, YJ ^{[1
]}

Lee, YJ ^{[1
]}

Jung, HS ^{[1
]}

Oh, CB ^{[1
]}

Kang, HS ^{[1
]}

Kim, YW ^{[1
]}

机构：

[1] Samsung Elect Co Ltd, Syst LSI Div, Semicond Business, Yongin 449711, South Korea

来源：

2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Ultra low power 1.10 mum(2) 6T-SRAM chip with HfO2-A1(2)O(3) gate dielectric was for the first time successfully demonstrated for the system-on-chip applications. By carefully optimizing gate pre-doping process, gate leakage current was dramatically suppressed and poly deletion was reduced. Device performance was improved by 15% and 12% for NFET and PFET, respectively. The threshold voltage of long channel transistor was well controlled to the acceptable value (0.4V) by channel engineering. Equivalent oxide thickness of HfO2-Al2O3 film was 17 Angstrom and gate leakage current density was 1000 times lower than that of the oxyrritride. Current performance of 90nm gate length NFET and PFET with HfO2-Al2O3 were 335 and 115 muA/pm, while Ioff were 0.9 and 2.OpA/mum, respectively. SNM value of 1.10mum(2) 6T-SRAM bit cell was 340mV at Vdd=1.2V. Stand-by current of the SRAM chips with Hf02-A1203 was decreased by 2 orders, while access time was 1.65 times larger compared with that of SRAM chips with oxynitride at Vdd=1.2V. Introduction

引用

页码：38 / 39

页数：2

共 50 条

[31] Bulk Planar 20nm High-K/Metal Gate CMOS Technology Platform for Low Power and High Performance Applications
Cho, H. -J.
Seo, K. -I.
Jeong, W. C.
Kim, Y. -H.
Lim, Y. D.
Jang, W. W.
Hong, J. G.
Suk, S. D.
Li, M.
Ryou, C.
Rhee, H. S.
Lee, J. G.
Kang, H. S.
Son, Y. S.
Cheng, C. L.
Hong, S. H.
Yang, W. S.
Nam, S. W.
Ahn, J. H.
Lee, D. H.
Park, S.
Sadaaki, M.
Cha, D. H.
Kim, D. W.
Sim, S. P.
Hyun, S.
Koh, C. G.
Lee, B. C.
Lee, S. G.
Kim, M. C.
Bae, Y. K.
Yoon, B.
Kang, S. B.
Hong, J. S.
Choi, S.
Sohn, D. K.
Yoon, J. S.
Chung, C.
2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
[32] 28-nm 2T High-K Metal Gate Embedded RRAM With Fully Compatible CMOS Logic Processes
Mei, Chin Yu
Shen, Wen Chao
Wu, Chun Hsiung
Chih, Yue-Der
King, Ya-Chin
Lin, Chrong Jung
Tsai, Ming-Jinn
Tsai, Kan-Hsueh
Chen, Frederick T.
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (10) : 1253 - 1255
[33] Preliminary results on low power sigmoid neuron transistor response in 28 nm high-k metal gate Fully Depleted SOI technology
Galy, Ph
Dehan, P.
Jimenez, J.
Heitz, B.
SOLID-STATE ELECTRONICS, 2013, 89 : 17 - 21
[34] A 0.314μm2 6T-SRAM cell build with tall triple-gate devices for 45nm node applications using 0.75NA 193nm lithography
Nackaerts, A
Ercken, M
Demuynck, S
Lauwers, A
Baerts, C
Bender, H
Boulaert, W
Collaert, N
Degroote, B
Delvaux, C
de Marneffe, JF
Dixit, A
De Meyer, K
Hendrickx, E
Heylen, N
Jaenen, P
Laidler, D
Locorotondo, S
Maenhoudt, M
Moelants, M
Pollentier, I
Ronse, K
Rooyackers, R
Van Aelst, J
Vandenberghe, G
Vandervorst, W
Vandeweyer, T
Vanhaelemeersch, S
Van Hove, M
Van Olmen, J
Verhaegen, S
Versluijs, J
Vrancken, C
Wiaux, V
Jurczak, M
Bisemans, S
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 269 - 272
[35] A Manufacturable Dual Channel (Si and SiGe) High-K Metal Gate CMOS Technology with Multiple Oxides for High Performance and Low Power Applications
Krishnan, S.
Kwon, U.
Moumen, N.
Stoker, M. W.
Harley, E. C. T.
Bedell, S.
Nair, D.
Greene, B.
Henson, W.
Chowdhury, M.
Prakash, D. P.
Wu, E.
Ioannou, D.
Cartier, E.
Na, M. -H.
Inumiya, S.
Mcstay, K.
Edge, L.
Iijima, R.
Cai, J.
Frank, M.
Hargrove, M.
Guo, D.
Kerber, A.
Jagannathan, H.
Ando, T.
Shepard, J.
Siddiqui, S.
Dai, M.
Bu, H.
Schaeffer, J.
Jaeger, D.
Barla, K.
Wallner, T.
Uchimura, S.
Lee, Y.
Karve, G.
Zafar, S.
Schepis, D.
Wang, Y.
Donaton, R.
Saroop, S.
Montanini, P.
Liang, Y.
Stathis, J.
Carter, R.
Pal, R.
Paruchuri, V.
Yamasaki, H.
Lee, J-H.
2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
[36] A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications
Jan, C-H
Bhattacharya, U.
Brain, R.
Choi, S-J
Curello, G.
Gupta, G.
Hafez, W.
Jang, M.
Kang, M.
Komeyli, K.
Leo, T.
Nidhi, N.
Pan, L.
Park, J.
Phoa, K.
Rahman, A.
Staus, C.
Tashiro, H.
Tsai, C.
Vandervoorn, P.
Yang, L.
Yeh, J-Y
Bai, P.
2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
[37] Electrical performance improvement in SiO2/HfSiO high-k gate stack for advanced low power device application
Wang, MF
Hou, TH
Mai, KL
Lim, PS
Yao, LG
Jin, Y
Chen, SC
Liang, MS
Wu, WH
Ou, SC
Chen, MC
Huang, TY
2004 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2004, : 283 - 286
[38] A 2-D Analytical Modeling of Dual Work Function Metal Gate MOSFET Using High-K Gate Dielectric with Enhanced RF/Analog Performance for Low Power Applications
Kumar, R. Kiran
Shiyamala, S.
SILICON, 2020, 12 (09) : 2065 - 2072
[39] A 2-D Analytical Modeling of Dual Work Function Metal Gate MOSFET Using High-K Gate Dielectric with Enhanced RF/Analog Performance for Low Power Applications
R. Kiran Kumar
S. Shiyamala
Silicon, 2020, 12 : 2065 - 2072
[40] Layout-design methodology of 0.246-μm2-Embedded 6T-SRAM for 45-nm high-performance system LSIs
Morimoto, R.
Kimura, T.
Okayama, Y.
Hirai, T.
Maeda, H.
Oshima, K.
Watanabe, R.
Fukui, H.
Tsunoda, Y.
Togo, M.
Kanai, S.
Shino, S.
Hoshino, T.
Shimazaki, K.
Nakazawa, M.
Nakazawa, K.
Takasu, Y.
Yamasaki, H.
Inokuma, H.
Taniguchi, S.
Fujimaki, T.
Yamada, H.
Watanabe, S.
Muramatsu, S.
Iwasa, S.
Nagaoka, K.
Mimotogi, S.
Iwamoto, T.
Nii, H.
Sogo, Y.
Ohno, K.
Yoshida, K.
Sunouchi, K.
Ikeda, M.
Iwai, M.
Kitano, T.
Naruse, H.
Enomoto, Y.
Imai, K.
Yamada, S.
Saito, M.
Kuwata, T.
Matsuoka, F.
Nagashima, N.
2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 28 - +

← 1 2 3 4 5 →