Dual-metal gate technology for deep-submicron CMOS transistors

被引：57

作者：

Lu, Q ^{[1
]}

Yee, YC ^{[1
]}

Ranade, P ^{[1
]}

Takeuchi, H ^{[1
]}

King, TJ ^{[1
]}

Hu, CM ^{[1
]}

Song, SC ^{[1
]}

Luan, HF ^{[1
]}

Kwong, DL ^{[1
]}

机构：

[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA

来源：

2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS | 2000年

关键词：

D O I：

10.1109/VLSIT.2000.852774

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Dual-metal gate CMOS devices with rapid-thermal chemical-vapor deposited (RTCVD) Si3N4 gate dielectric were fabricated using a self-aligned process. The gate electrodes are Ti and Mo for the N- and P-MOSFET respectively. Carrier mobilities are comparable to that predicted by the universal mobility model for SiO2. C-V characteristics show good agreement with a simulation that takes quantum-mechanical effects into account, and clearly display the advantage of metal over poly-Si gates.

引用

页码：72 / 73

页数：2

共 50 条

[1] Gate engineering for deep-submicron CMOS transistors
Yu, B
Ju, DH
Lee, WC
Kepler, N
King, TJ
Hu, CM
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) : 1253 - 1262
[2] Gate engineering for performance and reliability in deep-submicron CMOS technology
Yu, B
Ju, DH
Kepler, N
King, TJ
Hu, CM
[J]. 1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 105 - 106
[3] Thermal budget for fabricating a dual gate deep-submicron CMOS with thin pure gate oxide
Suzuki, K
Satoh, S
Aoyama, T
Namura, I
Inoue, F
Kataoka, Y
Tada, Y
Sugii, T
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1996, 35 (2B): : 1496 - 1502
[4] Dual-metal gate CMOS technology with ultrathin silicon nitride gate dielectric
Yeo, YC
Lu, Q
Ranade, P
Takeuchi, H
Yang, KJ
Polishchuk, I
King, TJ
Hu, C
Song, SC
Luan, HF
Kwong, DL
[J]. IEEE ELECTRON DEVICE LETTERS, 2001, 22 (05) : 227 - 229
[5] The influence of polysilicon gate morphology on dopant activation and deactivation kinetics in deep-submicron CMOS transistors
Cubaynes, FN
Stolk, PA
Verhoeven, J
Roozeboom, F
Woerlee, PH
[J]. MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2001, 4 (04) : 351 - 356
[6] Deep-submicron single-gate complementary metal oxide semiconductor (CMOS) technology using channel preamorphization
Miyake, M
Kobayashi, T
Sakakibara, Y
Deguchi, K
Takahashi, M
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1998, 37 (3B): : 1050 - 1053
[7] ESD reliability of thinner gate oxide in deep-submicron low-voltage CMOS technology
Ker, MD
Wu, CY
Chang, HH
Huang, CC
Wu, CN
Yu, TL
[J]. 1996 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1996, : 98 - 101
[8] Gate delay time evaluation structure for deep-submicron CMOS LSIs
Nishimura, K
Urano, M
Ino, M
Takeya, K
Ishihara, T
Kado, Y
Inokawa, H
[J]. ICMTS 1996 - 1996 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, PROCEEDINGS, 1996, : 135 - 138
[9] Plasma charging damage in deep-submicron CMOS technology and beyond
Cheung, KP
[J]. SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 315 - 320
[10] Novel octagonal device structure for output transistors in deep-submicron low-voltage CMOS technology
Ker, MD
Wu, TS
[J]. IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 889 - 892

← 1 2 3 4 5 →