Increasing importance of electronic thermal noise in sub-0.1 μm Si-MOSFETs

被引:0
|
作者
Sano, N [1 ]
机构
[1] Univ Tsukuba, Inst Appl Phys, Tsukuba, Ibaraki 3058573, Japan
关键词
Monte Carlo simulation; current fluctuation; thermal noise; shot noise; central limit theorem;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We investigate the intrinsic current fluctuations in small Si-MOSFETs via the Monte Carlo device simulation. It is demonstrated that the temporal fluctuation of the drain current in Si-MOSFETs attains a significant fraction of the averaged drain current when the device width is scaled down to the deep sub-mu m regime. This is caused by the drastic decrease in the number of channel electrons. This finding holds true whenever the device width is reduced to deep sub-mu m, regardless of the channel length. Most importantly, current fluctuation is associated with the quasi-equilibrium thermal noise in the heavily-doped source and drain regions, whereas its magnitude with respect to the averaged drain current is directly related to the number of channel electrons underneath the gate.
引用
收藏
页码:1203 / 1211
页数:9
相关论文
共 50 条
  • [41] Characterization of electroless copper as a seed layer for sub-0.1μm interconnects
    Gandikota, S
    McGuirk, C
    Padhi, D
    Parikh, S
    Chen, J
    Malik, A
    Dixit, G
    PROCEEDINGS OF THE IEEE 2001 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2001, : 30 - 32
  • [42] Hot carrier reliability in sub-0.1 mu m nMOSFET devices
    Saha, SK
    MATERIALS RELIABILITY IN MICROELECTRONICS VI, 1996, 428 : 379 - 384
  • [43] Towards sub-0.1 mu m CD measurements using scatterometry
    Minhas, BK
    Prins, SL
    Naqvi, SSH
    McNeil, JR
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY X, 1996, 2725 : 729 - 739
  • [44] FABRICATION OF DEEP SUB-MU-M NARROW-CHANNEL SI-MOSFETS WITH 2FOLD-GATE STRUCTURES
    YOSHIMURA, T
    IGURA, Y
    ICHIGUCHI, T
    MATSUOKA, H
    TAKEDA, E
    OKAZAKI, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1989, 28 (10): : 2183 - 2187
  • [45] Practical compact modeling approaches and options for sub-0.1 μm CMOS technologies
    Chan, MS
    Xi, XM
    He, J
    Cao, KM
    Dunga, MV
    Niknejad, AM
    Ko, PK
    Hu, CM
    MICROELECTRONICS RELIABILITY, 2003, 43 (03) : 399 - 404
  • [46] Monte carlo simulation of sub-0.1μm devices with Schottky contact model
    Matsuzawa, K
    Uchida, K
    Nishiyama, A
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (08) : 1212 - 1217
  • [47] Quantum transport in a cylindrical sub-0.1 μm silicon-based MOSFET
    Balaban, SN
    Pokatilov, EP
    Fomin, VM
    Gladilin, VN
    Devreese, JT
    Magnus, W
    Schoenmaker, W
    Van Rossum, M
    Sorée, B
    SOLID-STATE ELECTRONICS, 2002, 46 (03) : 435 - 444
  • [48] Monte Carlo study of sub-0.1 μm Si0.97C0.03/Si MODFET:: Electron transport and device performance
    Dollfus, P
    Galdin, S
    Hesto, P
    Velázquez, JE
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (06) : 1247 - 1250
  • [49] Investigation of indium activation by SRP and SIMS for sub-0.1 μm retrograde channels
    Suvkhanov, A
    Mirabedini, M
    Hornback, V
    Nitodas, SF
    Kalnas, CE
    Ye, CW
    IIT2002: ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2003, : 29 - 32
  • [50] The use of elevated source/drain structure in sub-0.1 mu m NMOSFETs
    Sun, JJ
    Tsai, JY
    Yee, KF
    Osburn, CM
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 178 - 185