Fabrication and characterization of fine pitch on-chip copper interconnects for advanced wafer level packaging by a high aspect ratio through AZ9260 resist electroplating

被引:34
|
作者
Dixit, Pradeep
Tan, Chee Wee
Xu, Luhua
Lin, Nay
Miao, Jianmin
Pang, John H. L.
Backus, Petra
Preisser, Robert
机构
[1] Nanyang Technol Univ, Micromachines Ctr, Sch Mech & Aerosp Engn, Singapore 639798, Singapore
[2] Atotech Deutschland GmbH, D-10553 Berlin, Germany
关键词
D O I
10.1088/0960-1317/17/5/030
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we report the fabrication of high aspect ratio, highly dense, very fine pitch on-chip copper-pillar-based interconnects for advanced packaging applications. Photoresist molds up to a thickness of 80 mu m and having feature sizes as small as 5 mu m were fabricated using multi- step coating of the positive tone AZ9260 photoresist. Spin coating and lithography parameters were optimized to achieve smooth and vertical sidewalls. Copper interconnects having an aspect ratio up to 6 and a pitch size of 25 mu m were electroplated in the fabricated resist mold. Due to a very small pitch size, the total number of interconnects per cm(2) chip area is 160 000, which is much larger than the conventional solder- based interconnects. The electrical resistance of the electroplated copper interconnects was measured by 4-probe kelvin measurement configuration and was found to be in the range of 8 - 10 m Omega and the corresponding electrical resistivity was calculated as 2.4 mu Omega cm. Such low resistive interconnects can carry much larger electrical current without significant electrical loss, which is ideally suitable for next generation packaging applications. X-ray diffraction has shown the presence of the (220) texture along the length of electroplated copper pillars. Transmission electron microscope reveals the presence of nanoscale copper twins along the length of copper interconnects.
引用
收藏
页码:1078 / 1086
页数:9
相关论文
共 8 条
  • [1] Design and fabrication of high aspect ratio fine pitch interconnects for wafer level packaging
    Aggarwal, AO
    Raj, PM
    Pratap, RJ
    Saxena, A
    Tummala, RR
    PROCEEDINGS OF THE 4TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2002), 2002, : 229 - 234
  • [2] Fabrication of high aspect ratio 35 μm pitch interconnects for next generation 3-D wafer level packaging by through-wafer copper electroplating
    Dixit, Pradeep
    Miao, Jianmin
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 388 - +
  • [3] Fabrication of high aspect ratio through-wafer copper interconnects by reverse pulse electroplating
    Gu, Changdong
    Xu, Hui
    Zhang, Tong-Yi
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2009, 19 (06)
  • [4] Fabrication of high aspect ratio 35 μm pitch through-wafer copper interconnects by electroplating for 3-D wafer stacking
    Dixit, Pradeep
    Miao, Jianmin
    Preisser, Robert
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2006, 9 (10) : G305 - G308
  • [5] Mechanical and microstructural characterization of high aspect ratio through-wafer electroplated copper interconnects
    Dixit, Pradeep
    Xu, Luhua
    Miao, Jianmin
    Pang, John H. L.
    Preisser, Robert
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2007, 17 (09) : 1749 - 1757
  • [6] Mechanical and microstructure characterization of high aspect ratio electroplated through-wafer copper interconnects
    Dixit, Pradeep
    Xu, Luhua
    Miao, Jianmin
    Pang, John H. L.
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 29 - 34
  • [7] Fabrication of high-aspect-ratio 35 μm pitch through-wafer copper interconnects by electroplating for 3D wafer stacking (vol 9, pg G305, 2006)
    Dixit, Pradeep
    Miao, Jianmin
    Preisser, Robert
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2006, 9 (12) : L16 - L16
  • [8] Local sealing of high aspect ratio vias for single step bottom-up copper electroplating of through wafer interconnects
    Saadaoui, M.
    Wien, W.
    Zeiji, H. V.
    Schellevis, H.
    Laros, M.
    Sarro, P. M.
    2007 IEEE SENSORS, VOLS 1-3, 2007, : 974 - 977