共 50 条
- [21] Analysis of the effects of time delay in clock recovery circuits based on phase-locked loops [J]. 2004 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2004, : 316 - 317
- [23] THEORETICAL MODELING AND SIMULATION OF PHASE-LOCKED LOOP (PLL) FOR CLOCK DATA RECOVERY (CDR) [J]. IIUM ENGINEERING JOURNAL, 2011, 12 (05): : 105 - 113
- [26] A Novel Three-Phase Software Phase-Locked Loop Based on Frequency-Locked Loop and Initial Phase Angle Detection Phase-Locked Loop [J]. 38TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2012), 2012, : 150 - 155
- [28] Analysis of Radiation-Induced Clock-Perturbation in Phase-Locked Loop [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2014, E97A (03): : 768 - 776
- [30] Noise analysis of phase-locked loops [J]. ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 277 - 282