Integrator bound-based Nonlinear decoder for delta-sigma modulator

被引:0
|
作者
Kim, Daeik D. [1 ]
Brooke, Martin A. [2 ]
机构
[1] IBM Corp, Semicond Res & Dev Ctr, Hopewell Jct, NY 12533 USA
[2] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A new nonlinear iterative delta-sigma decoder based on the modulator integrator bounds is presented. The proposed decoder has faster convergence and more efficient decision levels than the previously known zoomer decoder. The proposed decoder shows the best-known mean-squared error (MSE) performance, about 5.25 dB gain over the zoomer decoder. The decoder MSE bound is 0.27(d/2)(2) /L-3, while the zoomer decoder provides claimed 0.91(d/2)(2/)/L-3, both of which obtained through numerical simulations. The differences in initial conditions and solution developments show that the proposed decoder is not a special case of the zoomer decoder. While the optimality of the zoomer decoder is based on the assumed initial condition, it is argued that the assumed condition is not optimal, since it maximizes the first quantization error and it wastes first two modulator output bits. The proposed algorithm decodes an output stream of a first-order delta-sigma modulator with a static input and an initial condition. Solution tracking behaviors, decision levels, and MSE, or signal-to-noise ratio (SNR) performances of both decoders are examined and compared to justify the claims.
引用
收藏
页码:457 / +
页数:2
相关论文
共 50 条
  • [41] Delta-Sigma Modulator with Non-Uniform Quantization
    Hagiwara, Mao
    Kitayabu, Toru
    Ishikawa, Hiroyasu
    Shirai, Hiroshi
    2011 IEEE RADIO AND WIRELESS SYMPOSIUM (RWS), 2011, : 351 - 354
  • [42] Design and VLSI implementation of an adaptive delta-sigma modulator
    Cauwenberghs, G
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 155 - 160
  • [43] Comments on Efficient dithering in Digital Delta-Sigma Modulator
    Mo, Hongjia
    Kennedy, Michael Peter
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 88 - 91
  • [44] Digital noise shaping multibit delta-sigma modulator
    Wang, Q-Q.
    Ge, B-J.
    Feng, X-X.
    Wang, X-A.
    ELECTRONICS LETTERS, 2010, 46 (16) : 1110 - U28
  • [45] Hardware Simplification to the Delta Path in a MASH 111 Delta-Sigma Modulator
    Yao, Chia-Yu
    Hsieh, Chih-Chun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (04) : 270 - 274
  • [46] Delta-Sigma ADC Based on Switched-Capacitor Integrator with FIR Filter Structure
    Saikatsu, Satoshi
    Yasuda, Akira
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2019, E102A (03) : 498 - 506
  • [47] Time-domain Continuous-time Delta-sigma Modulator using VCO-based Integrator and GRO-based Quantizer
    Lee, Eunsang
    Han, Jaeduk
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (04) : 259 - 265
  • [48] Efficiency Enhancement in Delta-Sigma Modulator based Transmitter using Level Transformation
    Kumar, Nishant
    Rawat, Karun
    2017 IEEE MTT-S INTERNATIONAL MICROWAVE AND RF CONFERENCE (IMARC), 2017, : 73 - 76
  • [49] Hardware Reduction of MASH Delta-Sigma Modulator Based on Partially Folded Architecture
    Song, Jinook
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (10) : 967 - 971
  • [50] Delta-sigma modulator based mixed-signal BIST architecture for SoC
    Ong, CK
    Cheng, KT
    Wang, LC
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 669 - 674