Architectural choices in large scale ATM switches

被引:0
|
作者
Turner, J [1 ]
Yamanaka, N
机构
[1] Washington Univ, Dept Comp Sci, St Louis, MO 63130 USA
[2] Nippon Telegraph & Tel Corp, Network Serv Syst Labs, Musashino, Tokyo 1808585, Japan
关键词
ATM; switch; B-ISDN; buffer; architecture;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The rapid development of asynchronous Transfer Mode technology in the last 10-15 years has stimulated renewed interest in the design and analysis of switching systems, leading to new ideas for system designs and new insights into the performance and evaluation of such systems. As ATM moves closer to realizing the vision of ubiquitous broadband ISDN services, the design of switching systems takes on growing importance. This paper seeks to clarify the key architectural issues for ATM switching system design and provides a survey of the current state-of-the-art.
引用
收藏
页码:120 / 137
页数:18
相关论文
共 50 条
  • [21] A growable large scale ATM multicast switch
    Law, KLE
    LeonGarcia, A
    1996 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS - CONVERGING TECHNOLOGIES FOR TOMORROW'S APPLICATIONS, VOLS. 1-3, 1996, : 1695 - 1699
  • [22] Signalling performance evaluation of large ATM networks based on measurements of isolated switches
    Székely, S
    ISCC 2002: SEVENTH INTERNATIONAL SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 2002, : 670 - 675
  • [23] Architectural Optimization of Large Scale Astronomical Data
    Choudhary, Brijesh
    Dani, Ankit
    Gutte, Aditya
    Pophale, Chinmay
    Jagtap, Vandana S.
    2019 10th International Conference on Computing, Communication and Networking Technologies, ICCCNT 2019, 2019,
  • [24] Architectural Optimization of Large Scale Astronomical Data
    Choudhary, Brijesh
    Dani, Ankit
    Gutte, Aditya
    Pophale, Chinmay
    Jagtap, Vandana S.
    2019 10TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2019,
  • [25] Contention resolution for different traffic categories in large input buffered ATM switches
    Kirstadter, A
    IEEE ATM '97 WORKSHOP, PROCEEDINGS, 1997, : 514 - 523
  • [26] Analysis of large ATM switches using a platform-independent simulation environment
    Brissinck, W
    Dirkx, E
    JOURNAL OF SYSTEMS ARCHITECTURE, 1998, 44 (6-7) : 411 - 431
  • [27] An optimal solution for ATM switches
    Present, D
    Fayet, C
    Pujolle, G
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1998, 29 (17-18): : 2039 - 2052
  • [28] GSPN models of ATM switches
    Marsan, MA
    Gaeta, R
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON PETRI NETS AND PERFORMANCE MODELS, 1997, : 237 - 246
  • [29] ATM SWITCHES - CLASSIFICATION AND ARCHITECTURE
    PUJOLLE, G
    TECHNIQUE ET SCIENCE INFORMATIQUES, 1992, 11 (01): : 11 - 29
  • [30] Parallel simulation of ATM switches
    Liu, W
    Dirkx, E
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 1996, 11 (06): : 369 - 381