Statistical Analysis and Design of 6T SRAM Cell For Physical Unclonable Function with Dual Application Modes

被引:0
|
作者
Zhang, Le [1 ]
Chang, Chip-Hong [1 ]
Kong, Zhi Hui [1 ]
Liu, Chao Qun [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Apart from performance and power efficiency, security is another critical concern in the modern memory sub-system design. SRAM, which is routinely used as a data preservation component, has now been developed into an effective primitive known as Physical Unclonable Function (PUF) for cryptographic key generation to protect the sensitive local information. Considering the constraints of hardware resource on embedded systems, it is desirable to have an SRAM used both as a regular memory and a PUF to save the overheads of having these two functions implemented independently. Unfortunately, while process variations are the entropy sources for secure key generation, it impacts failure rates in memory-mode operations. This paper presents a statistical analysis on SRAM and provides an insight into how the SRAM cell geometry can be optimized to qualify it for both modes of operation simultaneously.
引用
收藏
页码:1410 / 1413
页数:4
相关论文
共 50 条
  • [21] Robust 6T Si tunneling transistor SRAM design
    Yang, Xuebei
    Mohanram, Kartik
    [J]. 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 740 - 745
  • [22] Design and Analysis of 6T, 8T and 9T Decanano SRAM Cell at 45 nm Technology
    Randhawa, Yogeshwar Singh
    Sharma, Sanjay
    [J]. JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2012, 9 (10) : 1686 - 1692
  • [23] A highly reliable NBTI Resilient 6T SRAM cell
    Singh, Jawar
    Vijaykrishnan, N.
    [J]. MICROELECTRONICS RELIABILITY, 2013, 53 (04) : 565 - 572
  • [24] Calculation of Static Noise Margin for 6T SRAM Cell
    Ganesh, Manepally Satya Sai
    Akashe, Shyam
    [J]. JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2020, 15 (3-4): : 161 - 173
  • [25] FinFET Based 6T SRAM Cell Design: Analysis of Performance Metric, Process Variation and Temperature Effect
    Khandelwal, Saurabh
    Raj, Balwinder
    Gupta, R. D.
    [J]. JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2015, 12 (09) : 2500 - 2506
  • [26] A Novel Bulk Drain Connected 6T SRAM Cell
    Kareer, Shobhit
    Kumar, Anchit
    Gupta, Kirti
    Pandey, Neeta
    [J]. ADVANCES IN COMPUTING AND DATA SCIENCES, ICACDS 2016, 2017, 721 : 232 - 242
  • [27] Stability Analysis and Design Methodology of Near-Threshold 6T SRAM Cells
    El Senousy, Reem
    Ibrahim, Sameh
    Anis, Wagdy
    [J]. 2016 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM 2016), 2016, : 225 - 228
  • [28] DESIGN AND PERFORMANCE ANALYSIS OF 6T SRAM CELL IN 22nm CMOS AND FINFET TECHNOLOGY NODES
    Sanjana, S. R.
    Ramakrishna, Balaji S.
    Samiksha
    Banu, Roohila
    Shubham, Prateek
    [J]. 2017 INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN ELECTRONICS AND COMMUNICATION TECHNOLOGY (ICRAECT), 2017, : 38 - 42
  • [29] The Design and Characterization of a Half-Volt 32 nm Dual-Read 6T SRAM
    Kuang, Jente B.
    Schaub, Jeremy D.
    Gebara, Fadi H.
    Wendel, Dieter
    Froehnel, Thomas
    Saroop, Sudesh
    Nassif, Sani
    Nowka, Kevin
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (09) : 2010 - 2016
  • [30] Low latency synchronous design in SRAM based physical unclonable function (PUF)
    Radhika, R.
    Madhavi, B. K.
    [J]. INTERNATIONAL JOURNAL OF EARLY CHILDHOOD SPECIAL EDUCATION, 2022, 14 (04) : 1236 - 1248