Statistical Analysis and Design of 6T SRAM Cell For Physical Unclonable Function with Dual Application Modes

被引:0
|
作者
Zhang, Le [1 ]
Chang, Chip-Hong [1 ]
Kong, Zhi Hui [1 ]
Liu, Chao Qun [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Apart from performance and power efficiency, security is another critical concern in the modern memory sub-system design. SRAM, which is routinely used as a data preservation component, has now been developed into an effective primitive known as Physical Unclonable Function (PUF) for cryptographic key generation to protect the sensitive local information. Considering the constraints of hardware resource on embedded systems, it is desirable to have an SRAM used both as a regular memory and a PUF to save the overheads of having these two functions implemented independently. Unfortunately, while process variations are the entropy sources for secure key generation, it impacts failure rates in memory-mode operations. This paper presents a statistical analysis on SRAM and provides an insight into how the SRAM cell geometry can be optimized to qualify it for both modes of operation simultaneously.
引用
收藏
页码:1410 / 1413
页数:4
相关论文
共 50 条
  • [1] Statistical Design of the 6T SRAM Bit Cell
    Gupta, Vasudha
    Anis, Mohab
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (01) : 93 - 104
  • [2] Design and Analysis of a Noise Induced 6T SRAM Cell
    Rizvi, Isma
    Nidhi
    Mishra, Rajesh
    Hashmi, M. S.
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4209 - 4213
  • [3] Impact of Process Variability on FintFET 6T SRAM Cells for Physical Unclonable Functions (PUFs)
    Faragalla, M. R.
    Ewais, M. A.
    Ragai, H. F.
    Badran, Mahmoud S.
    Issa, Hanady H.
    [J]. 2017 12TH INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING AND SYSTEMS (ICCES), 2017, : 31 - 36
  • [4] New Stable Loadless 6T Dual-Port SRAM Cell Design
    Ganguly, Antara
    Goyal, Sangeeta
    Bhatia, Sneha
    Grover, Anuj
    [J]. 2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [5] Junctionless 6T SRAM cell
    Kranti, A.
    Lee, C. -W.
    Ferain, I.
    Yan, R.
    Akhavan, N.
    Razavi, P.
    Yu, R.
    Armstrong, G. A.
    Colinge, J. -P.
    [J]. ELECTRONICS LETTERS, 2010, 46 (22) : 1491 - 1492
  • [6] Statistical Analysis and Parametric Yield Estimation of Standard 6T SRAM Cell for Different Capacities
    Gundu, Anil Kumar
    Hashmi, Mohammad S.
    Sharma, Ramkesh
    Ansari, Naushad
    [J]. 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 316 - 321
  • [7] Design and analysis of CMOS based 6T SRAM cell at different technology nodes
    Devi, Meenakshi
    Madhu, Charu
    Garg, Nidhi
    [J]. MATERIALS TODAY-PROCEEDINGS, 2020, 28 : 1695 - 1700
  • [8] Gating techniques for 6T SRAM cell using different modes of FinFET
    Anandani, Deeksha
    Kumar, Anurag
    Bhaaskaran, V. S. Kanchana
    [J]. 2015 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2015, : 483 - 487
  • [9] 6T SRAM cell analysis for DRV and read stability
    Ruchi
    S.Dasgupta
    [J]. Journal of Semiconductors, 2017, 38 (02) : 77 - 83
  • [10] Static Noise Margin Analysis of 6T SRAM Cell
    Jose, Abinkant A.
    Balan, Nikhitha C.
    [J]. ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2015, 2016, 394 : 249 - 258