A Programmable Divider with Wide Division Range Applied in An FMCW Frequency Synthesizer

被引:0
|
作者
Dan, Wu [1 ]
Li, Wei [1 ]
机构
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A simplified architecture of TSPC programmable frequency divider with extended division range which is applied in FMCW frequency synthesizer is proposed. Due to the problems that the conventional programmable divider cannot operate at the boundary of the dividing ratio, in the paper, improvement and simplification have been done to solve the problems existing in the traditional circuits. The proposed divider works at 3.03 similar to 3.33GHz and the division range is 12 similar to 20. The circuits were processed in TSMC 65-nm technology with an area of 0.15mm*0.045mm, and consume 2.64mW with a supply voltage of 1.2V. The layout simulation results show that the proposed architecture works well in a FMCW frequency synthesizer.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] PROGRAMMABLE FREQUENCY DIVIDER.
    Teslenko, L.V.
    Instruments and experimental techniques New York, 1983, 26 (2 pt 2): : 395 - 397
  • [32] A wide locking-range frequency divider for LMDS applications
    Lin, Hong-Yu
    Chan, Chih-Yuan
    Jin, Jun-De
    Lin, Yu-Syuan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (09) : 750 - 754
  • [33] WIDE-RANGE FREQUENCY DIVIDER USING HYBRID CIRCUITS
    CHEUNG, WN
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS AND CONTROL INSTRUMENTATION, 1976, 23 (01): : 66 - 70
  • [34] A Wide Range Quadrature Injection-Locked Frequency Divider
    Lai, Wen-Cheng
    Jang, Sheng-Lyang
    Chen, Yu-Jen
    Lee, Ho-Chang
    Su, Yen-Jung
    2017 6TH INTERNATIONAL SYMPOSIUM ON NEXT GENERATION ELECTRONICS (ISNE), 2017,
  • [35] A novel (N+1/2) pulse swallow programmable divider for the prescaler PLL frequency synthesizer
    Obote, S
    Syoubu, K
    Fukui, Y
    Sumi, Y
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 21 (02) : 117 - 126
  • [36] A Wideband Frequency Divider With Programmable Odd/Even Division Factors and Quadrature/Symmetrical Outputs
    Rezaei-Hosseinabadi, Nasrin
    Dehghani, Rasoul
    Khajehoddin, S. Ali
    Moez, Kambiz
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (06) : 1857 - 1866
  • [37] Design of a 169% Locking-Range Frequency Divider with Programmable Input Sensitivity
    Jo, Byeonghak
    Hwang, Hyeonseok
    Moon, Junil
    Park, Seung-Baek
    Kim, Soo-Won
    2015 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2015, : 222 - 223
  • [38] PLL as the Frequency Synthesizer with Continuous Phase Divider
    Raicevic, A. M.
    Popovic, B. M.
    ELEKTRONIKA IR ELEKTROTECHNIKA, 2009, (05) : 47 - 50
  • [39] A Programmable Frequency Divider With a Full Modulus Range and 50% Output Duty Cycle
    Wang, Yao
    Wang, Yanqi
    Wu, Zhaolei
    Quan, Zhi
    Liou, Juin Jei
    IEEE ACCESS, 2020, 8 : 102032 - 102039
  • [40] A Wide Range 2-to-2048 Division Ratio Frequency Divider Using 40-nm CMOS Process
    Majumder, Soumika
    Kolakaluri, Venkata Naveen
    Jose, Oliver Lexter July A.
    Wang, Chua-Chin
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,