High-Performance Non-Volatile InGaZnO Based Flash Memory Device Embedded with a Monolayer Au Nanoparticles

被引:12
|
作者
Naqi, Muhammad [1 ]
Kwon, Nayoung [1 ]
Jung, Sung Hyeon [1 ]
Pujar, Pavan [1 ]
Cho, Hae Won [1 ]
Cho, Yong In [1 ]
Cho, Hyung Koun [1 ]
Lim, Byungkwon [1 ]
Kim, Sunkook [1 ]
机构
[1] Sungkyunkwan Univ, Dept Adv Mat Sci & Engn, Suwon 16419, South Korea
基金
新加坡国家研究基金会;
关键词
non-volatile memory device; flash memory device; three-terminal memory device; IGZO; monolayer Au nanoparticles;
D O I
10.3390/nano11051101
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Non-volatile memory (NVM) devices based on three-terminal thin-film transistors (TFTs) have gained extensive interest in memory applications due to their high retained characteristics, good scalability, and high charge storage capacity. Herein, we report a low-temperature (<100 degrees C) processed top-gate TFT-type NVM device using indium gallium zinc oxide (IGZO) semiconductor with monolayer gold nanoparticles (AuNPs) as a floating gate layer to obtain reliable memory operations. The proposed NVM device exhibits a high memory window (Delta V-th) of 13.7 V when it sweeps from -20 V to +20 V back and forth. Additionally, the material characteristics of the monolayer AuNPs (floating gate layer) and IGZO film (semiconductor layer) are confirmed using transmission electronic microscopy (TEM), atomic force microscopy (AFM), and x-ray photoelectron spectroscopy (XPS) techniques. The memory operations in terms of endurance and retention are obtained, revealing highly stable endurance properties of the device up to 100 P/E cycles by applying pulses (+/- 20 V, duration of 100 ms) and reliable retention time up to 10(4) s. The proposed NVM device, owing to the properties of large memory window, stable endurance, and high retention time, enables an excellent approach in futuristic non-volatile memory technology.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Non-Volatile Flash Memory Characteristics of Tetralayer Nickel-Germanide Nanocrystals Embedded Structure
    Panda, D.
    Panda, M.
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2016, 16 (01) : 1216 - 1219
  • [32] A High Performance File System for Non-Volatile Main Memory
    Ou, Jiaxin
    Shu, Jiwu
    Lu, Youyou
    PROCEEDINGS OF THE ELEVENTH EUROPEAN CONFERENCE ON COMPUTER SYSTEMS, (EUROSYS 2016), 2016,
  • [33] Non-volatile programmable homogeneous lateral MoTe2 junction for multi-bit flash memory and high-performance optoelectronics
    Enxiu Wu
    Yuan Xie
    Shijie Wang
    Daihua Zhang
    Xiaodong Hu
    Jing Liu
    Nano Research, 2020, 13 : 3445 - 3451
  • [34] Non-Volatile Memory Host Controller Interface Performance Analysis in High-Performance I/O Systems
    Awad, Amro
    Kettering, Brett
    Solihin, Yan
    2015 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS AND SOFTWARE (ISPASS), 2015, : 145 - 154
  • [35] Non-volatile programmable homogeneous lateral MoTe2junction for multi-bit flash memory and high-performance optoelectronics
    Wu, Enxiu
    Xie, Yuan
    Wang, Shijie
    Zhang, Daihua
    Hu, Xiaodong
    Liu, Jing
    NANO RESEARCH, 2020, 13 (12) : 3445 - 3451
  • [36] Ultrafast non-volatile flash memory based on van der Waals heterostructures
    Liu, Lan
    Liu, Chunsen
    Jiang, Lilai
    Li, Jiayi
    Ding, Yi
    Wang, Shuiyuan
    Jiang, Yu-Gang
    Sun, Ya-Bin
    Wang, Jianlu
    Chen, Shiyou
    Zhang, David Wei
    Zhou, Peng
    NATURE NANOTECHNOLOGY, 2021, 16 (08) : 874 - +
  • [37] Study on nanoparticles embedded multilayer gate dielectric MOS non-volatile memory devices
    Sengupta, Amretashis
    Sarkar, Chandan Kumar
    INTERNATIONAL JOURNAL OF NANOTECHNOLOGY, 2014, 11 (12) : 1073 - 1080
  • [38] Ultrafast non-volatile flash memory based on van der Waals heterostructures
    Lan Liu
    Chunsen Liu
    Lilai Jiang
    Jiayi Li
    Yi Ding
    Shuiyuan Wang
    Yu-Gang Jiang
    Ya-Bin Sun
    Jianlu Wang
    Shiyou Chen
    David Wei Zhang
    Peng Zhou
    Nature Nanotechnology, 2021, 16 : 874 - 881
  • [39] A Non-Volatile embedded memory for high temperature automotive and high-retention applications
    Thomas, M.
    Pathak, J.
    Payne, J.
    Leisenberger, F.
    Wachmann, E.
    Schatzberger, G.
    Wiesner, A.
    Schrems, M.
    ISQED 2006: Proceedings of the 7th International Symposium on Quality Electronic Design, 2006, : 591 - 596
  • [40] Cachet: A High-Performance Joint-Subtree Integrity Verification for Secure Non-Volatile Memory
    Kubo, Tatsuya
    Takamaeda-Yamazaki, Shinya
    2023 IEEE SYMPOSIUM IN LOW-POWER AND HIGH-SPEED CHIPS, COOL CHIPS, 2023,