A Novel Design Approach for ROM-less Direct Digital Frequency Synthesizers Based on Polynomial Approximations

被引：0
|
作者：
Chau, Yawgeng A.
Chen, Yao-Hua
机构：
来源：
2008 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2008) | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new design principle of the ROM-less direct digital frequency synthesizer (DDFS) based on the polynomial approximation is proposed, where the spurious free dynamic range (SFDR) is used as a design criterion for the polynomial coefficients. The optimal SFDR is pursued, and is transformed into a Chebyshev minimax problem with constraints. Numerical examples are presented to illustrated the SFDR evaluations.
引用
收藏
页码：166 / 169
页数：4
相关论文
共 50 条
  • [41] Phase sampling: A new approach to the design of LF direct digital frequency synthesizers
    Pedroni, Volnei A.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1199 - 1202
  • [42] Power-effective ROM-less DDFS Design Approach with High SFDR Performance
    Wang, Chua-Chin
    Sulistiyanto, Nanang
    Shih, Hsiang-Yu
    Lin, Yu-Cheng
    Wang, Wei
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2020, 92 (02): : 213 - 224
  • [43] Power-effective ROM-less DDFS Design Approach with High SFDR Performance
    Chua-Chin Wang
    Nanang Sulistiyanto
    Hsiang-Yu Shih
    Yu-Cheng Lin
    Wei Wang
    Journal of Signal Processing Systems, 2020, 92 : 213 - 224
  • [44] Considerations for phase accumulator design for direct digital frequency synthesizers
    Betowski, DJ
    Beiu, V
    PROCEEDINGS OF 2003 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS & SIGNAL PROCESSING, PROCEEDINGS, VOLS 1 AND 2, 2003, : 176 - 179
  • [45] 20 GHz Clock Frequency ROM-Less Direct Digital Synthesizer Comprising Unique Phase Control Unit in 0.25 μm SiGe Technology
    Shrestha, Amit
    Moll, Jochen
    Raemer, Adam
    Hrobak, Michael
    Krozer, Viktor
    2018 13TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2018, : 206 - 209
  • [46] VHDL-based design and design methodology for reusable high performance direct digital frequency synthesizers
    Janiszewski, I
    Hoppe, B
    Meuth, H
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 573 - 578
  • [47] New effective ROM compression methods for ROM-based direct digital frequency synthesizer design
    Lee, J
    Shin, H
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2004, E87B (11) : 3352 - 3355
  • [48] A novel segmented parabolic sine approximation for direct digital frequency synthesizers
    Betowski, DJ
    Dwyer, D
    Beiu, V
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 523 - 529
  • [49] Multiple trigonometric approximation of sine-amplitude with small ROM size for direct digital frequency synthesizers
    Kim, YS
    Kim, SH
    Baek, KH
    Kim, S
    Kang, SM
    16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 261 - 265
  • [50] High-performance direct digital frequency synthesizers using piecewise-polynomial approximation
    De Caro, D
    Strollo, AGM
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (02) : 324 - 337
12345