Dynamic memory management for programmable devices

被引:0
|
作者
Kumar, S [1 ]
Li, K [1 ]
机构
[1] Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA
关键词
Languages Design Performance; dynamic memory management; model checking; reference counting; programmable devices;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The paper presents the design and implementation of a novel dynamic memory-management scheme for ESP-a language for programmable devices. The firmware for programmable devices has to be fast and reliable. To support high performance, ESP provides an explicit memory-management interface that can be implemented efficiently. To ensure reliability, ESP uses a model checker to verify memory safety. The VMMC firmware is used as a case study to evaluate the effectiveness of this memory-management scheme. We find that the Spin model checker is able to exhaustively verify memory safety of the firmware; the largest process took 67.6 seconds and used 34.45 Mbytes of memory to verify. We also find that the runtime overhead to maintain the reference counts is small; the additional overhead accounts for 7.35 % of the total message processing cost (in the worst case) over a malloc/free interface.
引用
收藏
页码:245 / 255
页数:11
相关论文
共 50 条
  • [31] FSM implementation in embedded memory blocks of programmable logic devices using functional decomposition
    Selvaraj, H
    Rawski, M
    Luba, T
    INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, PROCEEDINGS, 2002, : 355 - 360
  • [32] Rapid Display Optimization Based on On-chip Programmable Memory for Mobile Intelligent Devices
    Jia, Ruo
    Hu, Wei
    Li, Ziheng
    Ma, Zewei
    Wang, Jiapei
    2015 CHINESE AUTOMATION CONGRESS (CAC), 2015, : 13 - 17
  • [33] DMMX: Dynamic memory management extensions
    Chang, JM
    Srisa-an, W
    Lo, CTD
    Gehringer, EF
    JOURNAL OF SYSTEMS AND SOFTWARE, 2002, 63 (03) : 187 - 199
  • [34] A memory management approach for efficient implementation of multimedia kernels on programmable architectures
    Dasigenis, M
    Kroupis, N
    Argyriou, A
    Tatas, K
    Soudris, D
    Thanailakis, A
    Zervas, N
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 171 - 176
  • [35] Dynamic memory management in the Loci framework
    Zhang, Y
    Luke, EA
    COMPUTATIONAL SCIENCE - ICCS 2005, PT 2, 2005, 3515 : 790 - 797
  • [36] Dynamic memory management in the Loci framework
    Zhang, Yang
    Luke, Edward A.
    Scalable Computing, 2006, 7 (03): : 27 - 37
  • [37] DYNAMIC MEMORY MANAGEMENT IN THE LOCI FRAMEWORK
    Zhang, Yang
    Luke, Edward A.
    SCALABLE COMPUTING-PRACTICE AND EXPERIENCE, 2006, 7 (03): : 27 - 37
  • [38] Architectural support for dynamic memory management
    Chang, JM
    Srisa-an, W
    Lo, CTD
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 99 - 104
  • [39] A Programmable Memory BIST for Embedded Memory
    Hong, WonGi
    Choi, JungDai
    Chang, Hoon
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 634 - 637
  • [40] DYAMAND: DYnamic, Adaptive MAnagement of Networks and Devices
    Nelis, Jelle
    Verschueren, Tom
    Verslype, Dieter
    Develder, Chris
    37TH ANNUAL IEEE CONFERENCE ON LOCAL COMPUTER NETWORKS (LCN 2012), 2012, : 192 - 195