Dynamic memory management for programmable devices

被引:0
|
作者
Kumar, S [1 ]
Li, K [1 ]
机构
[1] Princeton Univ, Dept Comp Sci, Princeton, NJ 08544 USA
关键词
Languages Design Performance; dynamic memory management; model checking; reference counting; programmable devices;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The paper presents the design and implementation of a novel dynamic memory-management scheme for ESP-a language for programmable devices. The firmware for programmable devices has to be fast and reliable. To support high performance, ESP provides an explicit memory-management interface that can be implemented efficiently. To ensure reliability, ESP uses a model checker to verify memory safety. The VMMC firmware is used as a case study to evaluate the effectiveness of this memory-management scheme. We find that the Spin model checker is able to exhaustively verify memory safety of the firmware; the largest process took 67.6 seconds and used 34.45 Mbytes of memory to verify. We also find that the runtime overhead to maintain the reference counts is small; the additional overhead accounts for 7.35 % of the total message processing cost (in the worst case) over a malloc/free interface.
引用
收藏
页码:245 / 255
页数:11
相关论文
共 50 条
  • [1] EXPAND CONTROLLER MEMORY WITH PROGRAMMABLE DEVICES
    不详
    COMPUTER DESIGN, 1995, 34 (06): : 112 - 112
  • [2] Radiation resistance of the internal memory of programmable logic devices
    Kotov, YA
    Sokovnin, SY
    Skotnikov, VA
    TECHNICAL PHYSICS LETTERS, 1998, 24 (11) : 879 - 880
  • [3] Radiation tolerance of programmable metallization cell memory devices
    Kozicki, Michael N.
    Barnaby, Hugh
    Mitkova, Maria
    Velo, Yago Gonzalez
    Dandamudi, Pradeep
    Ailavajhala, Mahesh
    Holbert, Keith
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2014, 247
  • [4] Radiation resistance of the internal memory of programmable logic devices
    Yu. A. Kotov
    S. Yu. Sokovnin
    V. A. Skotnikov
    Technical Physics Letters, 1998, 24 : 879 - 880
  • [5] Secure and Dynamic Memory Management Architecture for Virtualization Technologies in IoT Devices
    Jithin, R.
    Chandran, Priya
    FUTURE INTERNET, 2018, 10 (12)
  • [6] A programmable shared-memory system for an array of processing-in-memory devices
    Lee, Sangkuen
    Sim, Hyogi
    Kim, Youngjae
    Vazhkudai, Sudharshan S.
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (02): : 385 - 398
  • [7] A programmable shared-memory system for an array of processing-in-memory devices
    Sangkuen Lee
    Hyogi Sim
    Youngjae Kim
    Sudharshan S. Vazhkudai
    Cluster Computing, 2019, 22 : 385 - 398
  • [8] Trends on the Application of Emerging Nonvolatile Memory to Processors and Programmable Devices
    Torres, Lionel
    Brum, Raphael Martins
    Cargnini, Luis Vitorio
    Sassatelli, Gilles
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 101 - 104
  • [9] Low voltage cycling of programmable metallization cell memory devices
    Kamalanathan, D.
    Akhavan, A.
    Kozicki, M. N.
    NANOTECHNOLOGY, 2011, 22 (25)
  • [10] Memory Management on Mobile Devices
    Sareen, Kunal
    Blackburn, Stephen M.
    Hamouda, Sara S.
    Gidra, Lokesh
    PROCEEDINGS OF THE 2024 ACM SIGPLAN INTERNATIONAL SYMPOSIUM ON MEMORY MANAGEMENT, ISMM 2024, 2024, : 15 - 29