Optical realization of Viterbi decoder for communication network

被引：2

作者：

Zalevsky, Zeev ^{[1
]}

Ben-Yaish, Shai ^{[1
]}

Guetta, Eliyahu ^{[1
]}

Beiderman, Yevgeny ^{[1
]}

Gannot, Sharon ^{[1
]}

机构：

[1] Bar Ilan Univ, Sch Engn, IL-52900 Ramat Gan, Israel

来源：

OPTICS EXPRESS | 2007年 / 15卷 / 07期

关键词：

D O I：

10.1364/OE.15.003635

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

The advantages of optics that include processing speed and information throughput, modularity and versatility could be incorporated into one of the most interesting and applicable topics of digital communication related to Viterbi decoders. We aim to accelerate the processing rate and capabilities of Viterbi decoders applied for convolution codes, speech recognition, inter symbol interference (ISI) mitigation problems. The suggested configuration for realizing the decoder is based upon fast optical switches. The configuration is very modular and can easily be increased to Viterbi decoder based upon state machine with larger number of states and depth of the trellis diagram. (c) 2007 Optical Society of America.

引用

页码：3635 / 3649

页数：15

共 50 条

[31] Design and implementation of Viterbi decoder with FPGAs
Kivioja, M
Isoaho, J
Vänskä, L
JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 21 (01): : 5 - 14
[32] A Low Power Asynchronous Viterbi Decoder
Tadse, Surekha K.
Haridas, S. L.
2019 9TH INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY: SIGNAL AND INFORMATION PROCESSING (ICETET-SIP-19), 2019,
[33] Design of Viterbi Decoder Based on FPGA
Wang Xiumin
Zhang Yang
Chen Haowei
2010 INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT (CCCM2010), VOL III, 2010, : 245 - 247
[34] High performance Viterbi decoder design
V. Kavitha
S. Mohanraj
Cluster Computing, 2019, 22 : 7063 - 7068
[35] Design and Implementation of Viterbi Decoder with FPGAs
M. Kivioja
J. Isoaho
L. Vänskä
Journal of VLSI signal processing systems for signal, image and video technology, 1999, 21 : 5 - 14
[36] Low power units for the Viterbi Decoder
Ghoneima, M
Sharaf, K
Ragai, HF
May, AEH
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 412 - 415
[37] 180 Mbps Viterbi Decoder Design on FPGA for OFDM Modulator in Underwater Communication Applications
Girish, N.
Veena, M. B.
INTERNATIONAL CONFERENCE ON INTELLIGENT DATA COMMUNICATION TECHNOLOGIES AND INTERNET OF THINGS, ICICI 2018, 2019, 26 : 319 - 326
[38] An efficient pre-traceback architecture for the Viterbi decoder targeting wireless communication applications
Gang, Yao
Erdogan, Ahmet T.
Arslan, Tughrul
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (09) : 1918 - 1927
[39] An FPGA Scalable Parallel Viterbi Decoder
Ben Asher, Yosi
Tartakovsky, Vladislav
Portman, Katrina
Zilberman, Orr
Hadar, Avishi
2018 IEEE 12TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2018), 2018, : 8 - 15
[40] Design of an asynchronous ACS for Viterbi decoder
Wang, J
Qiu, YL
Hei, Y
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 820 - 823

← 1 2 3 4 5 →