IP Packing Technique for High-speed Firewall Rule Verification

被引:1
|
作者
Khummanee, Suchart [1 ]
机构
[1] Mahasarakham Univ, Fac Informat, Dept Comp Sci, Talat, Thailand
来源
JOURNAL OF INTERNET TECHNOLOGY | 2019年 / 20卷 / 06期
关键词
Firewall; High-speed firewall; Firewall rule matching; IP packing; Path selection diagram;
D O I
10.3966/160792642019102006006
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A network bottleneck is often caused by firewalls installed between network gateways. As a result, the overall performance of networks is significantly dropped. The following solution to resolve such the problem can be achieved by increasing the speed of firewall rule verification. Nowadays, there is an open-source matching framework which is the fastest of rule verification, namely IPSets. It can verify a number of firewall rules against huge packets with O(1) worst case access time. However, IPSets still displays several drawbacks of usability such as rule management, subnet IP address, rule conflicts, and memory usage. This paper proposes a novel firewall structure that can resolve all drawbacks of IPSets, and obtains the optimal speed of firewall rule verification at O(1) of access time, called IPack. According to IPack implementation, the paper applies the sparse matrix to be data structures to maintain firewall rules, the Path Selection Diagram (PSD) to eliminate rule conflicts and IP packing technique to reduce the size of memory space. The experimental results show that IPSets drawbacks can be solved by IPack. Especially, the size of memory space is reduced from O(2(n)) to be O(n) with the same optimal access time and the speed of IPack is still equal to IPSets.
引用
收藏
页码:1737 / 1751
页数:15
相关论文
共 50 条
  • [1] An improved technique for verification of high-speed impact simulation
    Doubrava, Radek
    Oberthor, Martin
    Vich, Ondrej
    3RD INTERNATIONAL CONFERENCE ON STRUCTURAL INTEGRITY (ICSI 2019), 2019, 17 : 190 - 197
  • [2] Parallel firewall designs for high-speed networks
    Fulp, Errin W.
    25TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS 1-7, PROCEEDINGS IEEE INFOCOM 2006, 2006, : 3042 - 3045
  • [3] Hybrid Tree-Rule Firewall for High Speed Data Transmission
    Chomsiri, Thawatchai
    He, Xiangjian
    Nanda, Priyadarsi
    Tan, Zhiyuan
    IEEE TRANSACTIONS ON CLOUD COMPUTING, 2020, 8 (04) : 1237 - 1249
  • [4] HIGH-SPEED BUILDING TECHNIQUE
    EDWARDS, G
    ENGINEERING, 1970, 209 (5418): : 230 - &
  • [5] High-speed IP/IPsec processor LSIs
    Aoki, T
    Nagatomo, T
    Asano, K
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 214 - 226
  • [6] High-speed IP/IPsec processor LSIs
    Aoki, Tomokazu
    Nagatomo, Teruhiko
    Asano, Kazuya
    Fujitsu Scientific and Technical Journal, 2006, 42 (02): : 214 - 226
  • [7] Atomic time to rule high-speed trading
    Aron, Jacob
    NEW SCIENTIST, 2014, 222 (2965) : 12 - 12
  • [8] Circuit level verification of a high-speed toggle
    Yan, Chao
    Greenstreet, Mark R.
    FMCAD 2007: FORMAL METHODS IN COMPUTER AIDED DESIGN, PROCEEDINGS, 2007, : 199 - 206
  • [9] Multi-Cycle Compress Technique for High-Speed IP in Low-Cost Environment
    Chen, Gong-Han
    Lin, Chu-Chuan
    Wu, Po-Han
    Rau, Jiann-Chyi
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 437 - 440
  • [10] A HIGH-SPEED COMPARATOR DESIGN TECHNIQUE
    SAUL, PH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (03) : 529 - 532