Adaptive fault tolerant digital filters with single and multiple bit errors in floating-point arithmetic

被引：0

作者：

Leon, G ^{[1
]}

Jenkins, WK ^{[1
]}

机构：

[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA

来源：

ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY | 2000年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

It has been shown previously that adaptive filters can be designed with hardware redundancy so they can continue operating effectively after the occurrence of certain types of hardware failures, thereby achieving reliability through a mechanism known as adaptive fault tolerance. This paper examines the capabilities of adaptive fault tolerance in cases of single and multiple bit errors in the adaptive filter coefficients using floating-point number representation.

引用

页码：630 / 633

页数：4

共 50 条

[31] Energy-Efficient Floating-Point Arithmetic for Digital Signal Processors
Gilani, Syed Zohaib
Kim, Nam Sung
Schulte, Michael
2011 CONFERENCE RECORD OF THE FORTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS (ASILOMAR), 2011, : 1823 - 1827
[32] Adaptive Precision Floating-Point Arithmetic and Fast Robust Geometric Predicates
Jonathan Richard Shewchuk
Discrete & Computational Geometry, 1997, 18 (3) : 305 - 363
[33] NOTE ON TRIPLE-PRECISION FLOATING-POINT ARITHMETIC WITH 132-BIT NUMBERS
IKEBE, Y
COMMUNICATIONS OF THE ACM, 1965, 8 (03) : 175 - &
[34] 32-bit logarithmic arithmetic unit and its performance compared to floating-point
The University, Newcastle upon Tyne, United Kingdom
Proc Symp Comput Arith, (142-151):
[35] Realization of block floating-point digital filters and application to block implementations
Ralev, KR
Bauer, PH
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1999, 47 (04) : 1076 - 1086
[36] Required Coefficient Word Length in Floating-Point and Logarithmic Digital Filters
Kalliojarvi, Kari
Astola, Jaakko
IEEE SIGNAL PROCESSING LETTERS, 1994, 1 (03) : 52 - 54
[37] Fault-Tolerant Floating-Point Multiplier Design for Mission Critical Systems
Kumar, Sakali Raghavendra
Veeramachaneni, Sreehari
Mahammad, Noor Sk
PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 678 - 683
[38] FLOATING POINT ARITHMETIC AND STATE-SPACE DIGITAL-FILTERS
RAO, BD
TWENTY-THIRD ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2: CONFERENCE RECORD, 1989, : 863 - 867
[39] REALIZATION OF DIGITAL FILTERS USING BLOCK-FLOATING-POINT ARITHMETIC
OPPENHEIM, AV
IEEE TRANSACTIONS ON AUDIO AND ELECTROACOUSTICS, 1970, AU18 (02): : 130 - +
[40] ALGORITHM 693 - A FORTRAN PACKAGE FOR FLOATING-POINT MULTIPLE-PRECISION ARITHMETIC
SMITH, DM
ACM TRANSACTIONS ON MATHEMATICAL SOFTWARE, 1991, 17 (02): : 273 - 283

← 1 2 3 4 5 →