Compiler support for reducing leakage energy consumption

被引：0

作者：

Zhang, W ^{[1
]}

Kandemir, M ^{[1
]}

Vijaykrishnan, N ^{[1
]}

Irwin, MJ ^{[1
]}

De, V ^{[1
]}

机构：

[1] Penn State Univ, Microsyst Design Lab, University Pk, PA 16802 USA

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS | 2003年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Current trends indicate that leakage energy consumption will be an important concern in upcoming process technologies. In this paper, we propose I a compiler-based leakage energy optimization strategy. Our strategy is built upon a data-flow analysis that identifies basic blocks that do not use a given functional unit. Based on this information, the compiler then inserts activate/deactivate instructions in the code to set/reset a sleep signal which controls leakage current for functional units. Our experimental results show that the proposed compiler-based strategy is very effective in reducing leakage energy of functional units.

引用

页码：1146 / 1147

页数：2

共 50 条

[1] REDUCING PROCESSOR ENERGY CONSUMPTION BY COMPILER OPTIMIZATION
Guzma, Vladimir
Pitkanen, Teemu
Kellomaki, Pertti
Takala, Jarmo
SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2009, : 63 - 68
[2] Register File Partitioning and Compiler Support for Reducing Embedded Processor Power Consumption
Guan, Xuan
Fei, Yunsi
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (08) : 1248 - 1252
[3] Reducing Power Consumption of Embedded Processors through Register File Partitioning and Compiler Support
Guan, Xuan
Fei, Yunsi
2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, : 269 - 274
[4] Compiler-Based Approach to Reducing Leakage Energy of Instruction Scratch-Pad Memories
Huangfu, Yijie
Zhang, Wei
2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 439 - 442
[5] Reducing NoC energy consumption through compiler-directed channel voltage scaling
Chen, Guangyu
Li, Feihui
Kandemir, Mahmut
Irwin, Mary Jane
ACM SIGPLAN NOTICES, 2006, 41 (06) : 193 - 203
[6] Compiler Optimization for Reducing Leakage Power in Multithread BSP Programs
Shih, Wen-Li
You, Yi-Ping
Huang, Chung-Wen
Lee, Jenq Kuen
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2014, 20 (01) : 1 - 34
[7] Compiler and hardware support for reducing the synchronization of speculative threads
Zhai, Antonia
Steffan, J. Gregory
Colohan, Christopher B.
Mowry, Todd C.
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2008, 5 (01) : 1 - 33
[8] Banked scratch-pad memory management for reducing leakage energy consumption.
Kandemir, M
Irwin, MJ
Chen, G
Kolcu, I
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 120 - 124
[9] Reducing energy consumption
Schon, Samuel C.
GEOTIMES, 2008, 53 (02): : 5 - 5
[10] Compiler support for reducing the complexity of register file in media processors
Ju, XM
Shi, C
Yao, QD
EMBEDDED PROCESSORS FOR MULTIMEDIA AND COMMUNICATIONS, 2004, 5309 : 143 - 152

← 1 2 3 4 5 →