Efficient implementation of FIR filter based rational sampling rate converters using constant matrix multiplication

被引：0
|
作者：
Gustafsson, Oscar [1 ]
Johansson, Hakan [1 ]
机构：
[1] Linkoping Univ, Dept Elect Engn, S-58183 Linkoping, Sweden
来源：
2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5 | 2006年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
It is shown that polyphase decomposed FIR filters for rational sampling rate conversion can be viewed as a matrix multiplication and several parallel delay chains. The delay chains are placed before or after the matrix multiplication depending on whether direct form or transposed direct form subfilters are used. Using recent advances in implementing constant matrix multiplication the different alternatives are discussed from a complexity point of view.
引用
收藏
页码：888 / +
页数：2
相关论文
共 50 条
  • [1] Delay Efficient Generalized Rational Sampling Rate Conversion Polyphase FIR Filter
    Kumar, Abhishek
    Yadav, Suneel
    Purohit, Neetesh
    2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
  • [2] An efficient implementation of linear-phase FIR filters for a rational sampling rate conversion
    Bregovic, Robert
    Saramaki, Tapio
    Yu, Ya Jun
    Lim, Yong Ching
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5395 - +
  • [3] Generalized Rational Sampling Rate Conversion Polyphase FIR Filter
    Kumar, Abhishek
    Yadav, Suneel
    Purohit, Neetesh
    IEEE SIGNAL PROCESSING LETTERS, 2017, 24 (11) : 1591 - 1595
  • [4] A VLSI implementation of FIR filter using self tunable addition and multiplication
    Gandhi, Mahendran
    Periyasamy, M.
    Murugeswari, S.
    Washburn, S. Praveen Samuel
    MATERIALS TODAY-PROCEEDINGS, 2020, 33 : 4318 - 4322
  • [5] VLSI Implementation of FIR Filter Using Different Addition and Multiplication Techniques
    Kumar, N. Udaya
    Subbalakshmi, U.
    Priya, B. Surya
    Sindhuri, K. Bala
    SOFT COMPUTING SYSTEMS, ICSCS 2018, 2018, 837 : 483 - 490
  • [6] FPGA Implementation of Matrix Decomposition Based FIR Filter
    Wang, Hao
    Yan, Jianyang
    2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 374 - 377
  • [7] Design and implementation of efficient FIR filter based on FPGA
    Jiang, Li-Ping
    Tan, Xue-Qin
    Wang, Jian-Xin
    Nanjing Li Gong Daxue Xuebao/Journal of Nanjing University of Science and Technology, 2007, 31 (01): : 125 - 128
  • [8] Design and Implementation of a Scalable and Efficient FIR Filter Based on FPGA
    Zhang, Duoli
    Wang, Hao
    Song, Yukun
    2015 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING APPLICATIONS (CSEA 2015), 2015, : 682 - 688
  • [9] Hardware efficient FIR filter implementation using subfilters for digital receivers
    Vinod, AP
    Lai, EMK
    Premkumar, AB
    Lau, CT
    SEVENTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOL 2, PROCEEDINGS, 2003, : 263 - 266
  • [10] Hardware efficient approach for memoryless- based multiplication and its application to FIR filter
    He J.
    Xie J.
    Journal of Computers, 2011, 6 (11) : 2376 - 2381
12345