A Power-Efficient 13-Tap FIR filter and an IIR Filter Embedded in a 10-bit SAR ADC

被引:1
|
作者
Xin, Xin [1 ,2 ,3 ]
Shen, Linxiao [3 ]
Tang, Xiyuan [3 ]
Shen, Yi [2 ,3 ]
Cai, Jueping [2 ]
Sun, Nan [3 ]
机构
[1] Xian Univ Posts & Telecommun, Sch Elect Engn, Xian 710121, Shaanxi, Peoples R China
[2] Xidian Univ, Sch Microelect, Xian 710071, Shaanxi, Peoples R China
[3] Univ Texas Austin, Austin, TX 78712 USA
关键词
D O I
10.1109/A-SSCC48613.2020.9336109
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents a power-efficient 13-tap finite impulse response (FIR) filter, and an infinite impulse response (IIR) filter embedded in a 10-bit SAR ADC. Using the capacitive DAC array, the IIR filter is inherently realized without DC attenuation through sharing charge in the capacitors between the FIR filter and the SAR ADC periodically. The IIR filtering performance can be optimized further through the time-interleaved technique and introducing two additional phases. Compared with a 15-tap FIR filter, the attenuation at the cutoff frequency is enhanced by 9dB theoretically. A prototype filter in 40nm CMOS occupies an active area of 0.067mm(2), consumes 38uW with 1MHz bandwidth, and obtains >42.2dB out-of-band suppression when operated at 40MS/s.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] A high bandwidth power scaleable sub-sampling 10-bit pipelined ADC with embedded sample and hold
    Ahmed, Imran
    Johns, David A.
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 159 - 162
  • [22] An energy-efficient 16 MS/s 10-bit SAR ADC with MSB-block switching scheme
    Wan, Mingkang
    Zhang, Yuwei
    Tang, Xian
    MICROELECTRONICS JOURNAL, 2024, 153
  • [23] A 10-BIT 800MS/S LOW POWER TIME-INTERLEAVED SAR ADC WITH BACKGROUND CALIBRATION
    Pu, Jie
    Xu, Daiguo
    Wang, Yuxin
    Zhang, Ruitao
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1470 - 1472
  • [24] An Ultra Low Power 10-bit 1KS SAR-ADC for ECG Signal Recording Applications
    Chen, Chen
    Wang, Bo
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [25] An ultra-low power 10-bit, 50 MSps SAR ADC for multi-channel readout ASICs
    Firlej, Miroslaw
    Fiutowski, Tomasz
    Idzik, Marek
    Kulis, Szymon
    Moron, Jakub
    Swientek, Krzysztof
    JOURNAL OF INSTRUMENTATION, 2023, 18 (11)
  • [26] A Design of Low-Power 10-bit 1-MS/s Asynchronous SAR ADC for DSRC Application
    Verma, Deeksha
    Shehzad, Khuram
    Khan, Danial
    Kim, Sung Jin
    Pu, Young Gun
    Yoo, Sang-Sun
    Hwang, Keum Cheol
    Yang, Youngoo
    Lee, Kang-Yoon
    ELECTRONICS, 2020, 9 (07) : 1 - 11
  • [27] Design of a low-power 10-Bit 250-kS/s SAR ADC for neural recording applications
    Nguyen T.N.
    Cha H.-K.
    IEIE Transactions on Smart Processing and Computing, 2021, 10 (01): : 67 - 73
  • [28] Low-Power 10-Bit SAR ADC using Class-AB type Amplifier for IoT Applications
    Shehzad, Khuram
    Kang, Hye-Young
    Verma, Deeksha
    Park, Young Jun
    Lee, Kang-Yoon
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 224 - 225
  • [29] Area- and Power-Efficient Nearly-Linear Phase Response IIR Filter by Iterative Convex Optimization
    Deng, Gelei
    Chen, Jiajia
    Zhang, Jiaxuan
    Chang, Chip-Hong
    IEEE ACCESS, 2019, 7 : 22952 - 22965
  • [30] An Area and Power-Efficient Mixed-Mode Fully Programmable FIR Filter for Biomedical Interface Microsystems
    Kassiri, Hossein
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 76 - 79