Non-poisoning dual Damascene patterning scheme for low-k and ultra low-k BEOL

被引:0
|
作者
Cote, W. [1 ]
Edelstein, D. [1 ]
Bunke, C. [1 ]
Biolsi, P. [1 ]
Wille, W. [1 ]
Baks, H. [1 ]
Conti, R. [1 ]
Dalton, T. [1 ]
Houghton, T. [1 ]
Li, W-K. [1 ]
Lin, Y-H. [1 ]
Moskowitz, S. [1 ]
Restaino, D. [1 ]
Van Kleeck, T. [1 ]
Vogt, S. [1 ]
Ivers, T. [1 ]
机构
[1] IBM Corp, Semicond Res & Devel Ctr, Hopewell Jct, NY 12533 USA
关键词
D O I
暂无
中图分类号
TF [冶金工业];
学科分类号
0806 ;
摘要
引用
收藏
页码:289 / 294
页数:6
相关论文
共 50 条
  • [1] BEOL工艺统合Integration——low-k Dual/Damascene的形成
    LI-Hung Chen
    Takashi Hayakawa
    Kaoru Maekawa
    Kouichiro Inazawa
    半导体技术, 2003, (03) : 77 - 78+73
  • [2] Trench etch processes for dual damascene patterning of low-k dielectrics
    Jiang, P
    Celii, FG
    Dostalik, WW
    Newton, KJ
    Sakima, H
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 2001, 19 (04): : 1388 - 1391
  • [3] Direct patterning of low-K material for Damascene process
    Chu, CJ
    Chu, CT
    Wei, Q
    LOW-DIELECTRIC CONSTANT MATERIALS III, 1997, 476 : 51 - 57
  • [4] Novel dual damascene platterning technology for ultra LOW-K dielectrics
    Yeh, CN
    Lu, YC
    Wu, TC
    Lu, HH
    Chen, CC
    Tao, HJ
    Liang, MS
    PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 192 - 194
  • [5] A 90nm dual damascene hybrid (organic/inorganic) low-k - Copper BEOL integration scheme
    Dalton, TJ
    Cowley, A
    Clevenger, L
    LaTulipe, D
    Li, WK
    Kumar, K
    Simon, A
    Kaldor, S
    Yang, CC
    Lin, YH
    Hoinkis, M
    Schact, T
    Naujok, M
    Economikos, L
    Rovedo, N
    Olbrecht, A
    Wang, H
    Swift, A
    Li, B
    Chanda, K
    Lee, T
    Burrel, L
    Matusiewicz, G
    Fayaz, F
    Yang, S
    Yanagisawa, T
    Lu, N
    Angyal, M
    Dunn, D
    Ng, H
    Wann, C
    Crowder, S
    Chen, TC
    ADVANCED METALLIZATION CONFERENCE 2003 (AMC 2003), 2004, : 85 - 89
  • [6] Low-k etch/ash for copper Dual Damascene
    Suemasa, T
    Nishino, M
    Inazawa, K
    Vaidya, NB
    Nishimura, E
    CHALLENGES IN PROCESS INTEGRATION AND DEVICE TECHNOLOGY, 2000, 4181 : 281 - 286
  • [7] Integration of a poisoning-free dual damascene CDO film stack for 90 nm & beyond low-k BEOL
    Liu, WP
    Tan, JB
    Lu, W
    Pal, S
    Siew, YK
    Cong, H
    Zhang, BC
    Wang, XB
    Zhang, F
    Hsia, LC
    2005 IEEE VLSI-TSA International Symposium on VLSI Technology (VLSI-TSA-TECH), Proceedings of Technical Papers, 2005, : 70 - 71
  • [8] Via first dual damascene integration of nanoporous ultra low-k material
    Lin, JC
    Lee, HS
    Satyanarayana, S
    Martinez, H
    Jacobs, J
    Brennan, K
    Gonzalez, A
    Augur, R
    Shue, SL
    Yu, CH
    Liang, MS
    PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 48 - 50
  • [9] A 45 nm CMOS node Cu/Low-k/ultra low-k PECVD SiCOH (k=2.4) BEOL technology
    Sankaran, S.
    Arai, S.
    Augur, R.
    Beck, M.
    Biery, G.
    Bolom, T.
    Bonilla, G.
    Bravo, O.
    Chanda, K.
    Chae, M.
    Chen, F.
    Clevenger, L.
    Cohen, S.
    Cowley, A.
    Davis, P.
    Demarest, J.
    Doyle, J.
    Dimitrakopoulos, C.
    Economikos, L.
    Edelstein, D.
    Farooq, M.
    Filippi, R.
    Fitzsimmons, J.
    Fuller, N.
    Gates, S. M.
    Greco, S. E.
    Grill, A.
    Grunow, S.
    Hannon, R.
    Ida, K.
    Jung, D.
    Kaltalioglu, E.
    Kelling, M.
    Ko, T.
    Kumar, K.
    Labelle, C.
    Landis, H.
    Lane, M. W.
    Landers, W.
    Lee, M.
    Li, W.
    Liniger, E.
    Liu, X.
    Lloyd, J. R.
    Liu, W.
    Lustig, N.
    Malone, K.
    Marokkey, S.
    Matusiewicz, G.
    McLaughlin, P. S.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 89 - +
  • [10] Low-k BEOL mechanical modeling
    Liu, XH
    Lane, MW
    Shaw, TM
    Liniger, EG
    Rosenberg, RR
    Edelstein, DC
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 361 - 367