共 50 条
- [41] Implementation of Dynamic Element Matching DAC and its use for Noise Cancellation in ΔΣ Fractional-N PLL 2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1134 - 1139
- [43] Comparison of Mathematical and Physical Phase Noise Performance in Fractional-N Synthesizers 2020 31ST IRISH SIGNALS AND SYSTEMS CONFERENCE (ISSC), 2020, : 13 - 18
- [44] A Low Phase Noise Low Power Fractional-N Synthesizer Architecture 2015 1st URSI Atlantic Radio Science Conference (URSI AT-RASC), 2015,
- [45] Phase Noise and Spur Performance Limits for Fractional-N Frequency Synthesizers 2015 26TH IRISH SIGNALS AND SYSTEMS CONFERENCE (ISSC), 2015,
- [46] A 3.6GHz 1MHz-bandwidth ΔΣ fractional-N PLL with a quantization-noise shifting architecture in 0.18μm CMOS IEEE Symposium on VLSI Circuits, Digest of Technical Papers, 2011, : 114 - 115
- [48] A Low-Noise 8-12 GHz Fractional-N PLL in SiGe BiCMOS Technology 2010 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2010, : 98 - 101