Efficient and Reliable Small-Signal Estimate of Quantization Noise Contribution to Phase Noise in ΔΣ Fractional-N PLL

被引:4
|
作者
Bizzarri, Federico [1 ,2 ]
Brambilla, Angelo [1 ]
Callegari, Sergio [2 ,3 ]
机构
[1] Politecn Milan, DEIB, Milan, Italy
[2] Univ Bologna, Adv Res Ctr Elect Syst E De Castro ARCES, Bologna, Italy
[3] Univ Bologna, DEI, Cesena, Italy
关键词
Delta Sigma modulator; discontinuity mapping; fractional phase locked loop; hybrid dynamical system; quantization noise; CIRCUITS; COMPUTATION; SIMULATION; MODULATORS; EQUATION; LOOP;
D O I
10.1109/TCSI.2016.2645638
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The effect of the quantization noise introduced by Delta Sigma modulators in fractional-N phase locked loop is studied in the time domain through a variational model of the corresponding analog mixed signal circuits. The latter can be interpreted as hybrid dynamical systems involving discontinuity boundaries and switching in the vector field. Discontinuity mapping is used to define an accurate high order model to propagate perturbations at discontinuity boundaries. This novel approach is more efficient than computing power spectral density of large-signal waveforms from long lasting time domain simulations. Furthermore, with respect to established macro-modeling techniques, it provides a better understanding of how electric elements influence the noise performance. The inherent features of the circuit components turn out to be directly embedded both in the system fundamental matrix and in the discontinuity mapping involved in its dynamical evolution. The validity of the approach is verified through numerical simulations.
引用
收藏
页码:1494 / 1503
页数:10
相关论文
共 50 条
  • [41] Implementation of Dynamic Element Matching DAC and its use for Noise Cancellation in ΔΣ Fractional-N PLL
    Hati, Manas Kumar
    Bhattacharyya, Tarun K.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1134 - 1139
  • [42] A 2 GHz Fractional-N Digital PLL with 1b Noise Shaping ΔΣ TDC
    Jee, Dong-Woo
    Seo, Young-Hun
    Park, Hong-June
    Sim, Jae-Yoon
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (04) : 875 - 883
  • [43] Comparison of Mathematical and Physical Phase Noise Performance in Fractional-N Synthesizers
    Jansen, Kyle
    Kennedy, Michael Peter
    2020 31ST IRISH SIGNALS AND SYSTEMS CONFERENCE (ISSC), 2020, : 13 - 18
  • [44] A Low Phase Noise Low Power Fractional-N Synthesizer Architecture
    Siwiec, Krzysztof
    Pleskacz, Witold A.
    2015 1st URSI Atlantic Radio Science Conference (URSI AT-RASC), 2015,
  • [45] Phase Noise and Spur Performance Limits for Fractional-N Frequency Synthesizers
    Kennedy, Michael Peter
    Mo, Hongjia
    Donnelly, Yann
    2015 26TH IRISH SIGNALS AND SYSTEMS CONFERENCE (ISSC), 2015,
  • [46] A 3.6GHz 1MHz-bandwidth ΔΣ fractional-N PLL with a quantization-noise shifting architecture in 0.18μm CMOS
    Chiu, Wei-Hao
    Lin, Tsung-Hsien
    IEEE Symposium on VLSI Circuits, Digest of Technical Papers, 2011, : 114 - 115
  • [47] Quantization Noise Cancellation of Fractional-N Frequency Synthesizers Using Pre-distortion Technique
    Peng, Kang-Chun
    Lu, Yan-Ru
    Huang, Zhi-Hong
    RADIOENGINEERING, 2014, 23 (02) : 671 - 678
  • [48] A Low-Noise 8-12 GHz Fractional-N PLL in SiGe BiCMOS Technology
    Follmann, Ruediger
    Koether, Dietmar
    Herzel, Frank
    Winkler, Frank
    Heyer, Heinz-Volker
    2010 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC), 2010, : 98 - 101
  • [49] A Wideband Fractional-N PLL With Suppressed Charge-Pump Noise and Automatic Loop Filter Calibration
    Levantino, Salvatore
    Marzin, Giovanni
    Samori, Carlo
    Lacaita, Andrea L.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (10) : 2419 - 2429
  • [50] A Delta Sigma fractional-N frequency synthesizer for FM tuner using low noise filter and quantization noise suppression technique
    Chen Mingyi
    Chu Xiaoji
    Yu Peng
    Yan Jun
    Shi Yin
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (07)