Geometrical analysis and design of integrated 3-D lightwave circuits

被引:3
|
作者
Giglmayr, J [1 ]
机构
[1] Kwangju Inst Sci & Technol, Dept Informat & Commun, Puk Gu, Kwangju 500712, South Korea
来源
OPTICS IN COMPUTING 2000 | 2000年 / 4089卷
关键词
optical waveguide; rectangular waveguide; planar lightwave circuit; geometry; layer; interstage interconnection; slope; crossing; passive switch; active switch; parasitic waveguide;
D O I
10.1117/12.386790
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The principles of the photonic integration of proposed 2-D switching networks are presented which is mainly based on the utilization of planar integration techniques and their development. This 'sandwich' technique composes layers of planar integration with the major goal of minimizing (1) the number of interconnections between adjacent layers with slopes (2) the number of crossing waveguides (WGs) within single layers and between adjacent layers and of optimizing (3) the number of layers. This is a multi-level optimization problem whose first step can be solved by utilizing the symmetry of the 3-D architectures. The presented work explains concepts and prepares their geometry for the ongoing physical analysis. The presented architectures are restricted to passive switches, capable to provide e.g. all-optical logic circuits. Hints for an extension towards active switches are also briefly presented.
引用
收藏
页码:969 / 980
页数:4
相关论文
共 50 条
  • [41] Thermal Management in 3-D Integrated Circuits with Graphene Heat Spreaders
    Barua, A.
    Hossain, Md S.
    Masood, K. I.
    Subrina, S.
    INTERNATIONAL CONFERENCE ON SOLID STATE DEVICES AND MATERIALS SCIENCE, 2012, 25 : 311 - 316
  • [42] Power Noise in TSV-Based 3-D Integrated Circuits
    Savidis, Ioannis
    Kose, Selcuk
    Friedman, Eby G.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (02) : 587 - 597
  • [43] Implications of 3-D Integrated Circuits at Board Test Position Paper
    Parker, Kenneth P.
    ITC: 2009 INTERNATIONAL TEST CONFERENCE, 2009, : 598 - 599
  • [44] A Manufacturing Cost Model for 3-D Monolithic Memory Integrated Circuits
    Walker, Andrew J.
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2009, 22 (02) : 268 - 275
  • [45] Thermal TSV Optimization and Hierarchical Floorplanning for 3-D Integrated Circuits
    Ren, Zongqing
    Alqahtani, Ayed
    Bagherzadeh, Nader
    Lee, Jaeho
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (04): : 599 - 610
  • [46] Layout-specific circuit evaluation in 3-D integrated circuits
    Alam, SM
    Troxel, DE
    Thompson, CV
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 35 (2-3) : 199 - 205
  • [47] Observation of photonic states dynamics in 3-D integrated Fourier circuits
    Flamini, Fulvio
    Viggianiello, Niko
    Giordani, Taira
    Bentivegna, Marco
    Spagnolo, Nicolo
    Crespi, Andrea
    Corrielli, Giacomo
    Osellame, Roberto
    Angel Martin-Delgado, Miguel
    Sciarrino, Fabio
    JOURNAL OF OPTICS, 2018, 20 (07)
  • [48] THERMAL MANAGEMENT OF THE THROUGH SILICON VIAS IN 3-D INTEGRATED CIRCUITS
    Wang, Kang-Jia
    Hua, Chu-Xia
    Sun, Hong-Chang
    THERMAL SCIENCE, 2019, 23 (04): : 2157 - 2162
  • [49] Clustered Fault Tolerance TSV Planning for 3-D Integrated Circuits
    Xu, Qi
    Chen, Song
    Xu, Xiaodong
    Yu, Bei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (08) : 1287 - 1300
  • [50] Application of Machine Learning for Optimization of 3-D Integrated Circuits and Systems
    Park, Sung Joo
    Bae, Bumhee
    Kim, Joungho
    Swaminathan, Madhavan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (06) : 1856 - 1865