System in Package (SiP) Assembly and Reliability

被引:0
|
作者
Ghaffarian, Reza [1 ]
机构
[1] CALTECH, Jet Prop Lab, Pasadena, CA 91125 USA
基金
美国国家航空航天局;
关键词
SiP; system in package; 2.5D; Ball grid array; fine pitch BGA; FPBGA; solder joint reliability; thermal cycle; thermal shock cycle; Moire; dye-and-pry; underfill;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents assembly challenges and reliability evaluation of 2.5D (aka, System in Package [SiP]) in fine pitch ball grid array (FPGA). The SiP test vehicles were configured with centrally located integrated circuits (IC) surrounded by eight chip scale packages (CSPs). The ICs and CSPs with either tin-lead (SnPb) or SAC305 balls were assembled onto a fine pitch ball grid array (FPGA) interposer for subsequent assembly into a hybrid configuration. Mix assembly becomes a challenging task and required to be characterized by X-ray for solder-joint quality and by Shadow Moire analysis for warpage characterization. Acceptable assemblies were then subjected to thermal cycling between -40 degrees C and 125 degrees C for reliability evaluation and failure mechanisms assessment. The paper presents details of design, characterization by X-ray and Moire, as well as reliability behavior of the SiP due to thermal cycling exposures. Failure analyses results also presented covering evaluation by optical, scanning electron microscopy (SEM), X-sectioning, and dye-and-pry methods.
引用
收藏
页码:477 / 484
页数:8
相关论文
共 50 条
  • [21] Research on the influence of cover plate on structural reliability of the ceramic package for packaging SIP
    Yang, Zhen-tao
    Peng, Bo
    Gao, Ling
    ICEPT2019: THE 2019 20TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2019,
  • [22] Process development and reliability evaluation for inline Package-on-Package (PoP) assembly
    Sjoberg, Jonas
    Geiger, David A.
    Shangguan, Dongkai
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 2005 - +
  • [23] Reliability study of package-on-package stacking assembly under vibration loading
    Xia, Jiang
    Cheng, LanXian
    Li, GuoYuan
    Li, Bin
    MICROELECTRONICS RELIABILITY, 2017, 78 : 285 - 293
  • [24] Miniaturization of Printed Wiring Board Assemblies into System in a Package (SiP)
    Rosser, Steven G.
    Memis, Irving
    Von Hofen, Harry
    2009 EUROPEAN MICROELECTRONICS AND PACKAGING CONFERENCE (EMPC 2009), VOLS 1 AND 2, 2009, : 746 - 753
  • [25] System-in-package (SiP) desion-for higher integration
    Karim, N
    Van Bever, T
    2002 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 2002, 4931 : 163 - 168
  • [26] System-in-Package (SiP) design: Issues, approaches and solutions
    Leung, L. L. W.
    Sham, M. L.
    Ma, W.
    Chen, Y. C.
    Lin, J. R.
    Chung, T.
    2006 INTERNATIONAL CONFERENCE ON ELECTRONIC MATERIALS AND PACKAGING, VOLS 1-3, 2006, : 772 - 776
  • [27] Methodology for accurate junction temperature estimation of SIP(System in Package)
    Im, Y
    Kwon, H
    Kim, S
    Kim, T
    Cho, T
    Oh, S
    TWENTIETH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2004, 2004, : 117 - 121
  • [28] Interconnection modeling challenges in system-in-package (SiP) design
    Castorina, S.
    Ene, R. A.
    SCIENTIFIC COMPUTING IN ELECTRICAL ENGINEERING, 2006, 9 : 413 - +
  • [29] FMEA of System-in-Package (SiP)-based Tire Pressure Monitoring System
    Sham, Man-Lung
    Lui, Tung-Chin
    Gao, Ziyang
    Chung, Tom
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 28 - 33
  • [30] System design issues for 3D system-in-package (SiP)
    Miettinen, J
    Mäntysalo, M
    Kaija, K
    Ristolainen, EO
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 610 - 615