System in Package (SiP) Assembly and Reliability

被引:0
|
作者
Ghaffarian, Reza [1 ]
机构
[1] CALTECH, Jet Prop Lab, Pasadena, CA 91125 USA
基金
美国国家航空航天局;
关键词
SiP; system in package; 2.5D; Ball grid array; fine pitch BGA; FPBGA; solder joint reliability; thermal cycle; thermal shock cycle; Moire; dye-and-pry; underfill;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents assembly challenges and reliability evaluation of 2.5D (aka, System in Package [SiP]) in fine pitch ball grid array (FPGA). The SiP test vehicles were configured with centrally located integrated circuits (IC) surrounded by eight chip scale packages (CSPs). The ICs and CSPs with either tin-lead (SnPb) or SAC305 balls were assembled onto a fine pitch ball grid array (FPGA) interposer for subsequent assembly into a hybrid configuration. Mix assembly becomes a challenging task and required to be characterized by X-ray for solder-joint quality and by Shadow Moire analysis for warpage characterization. Acceptable assemblies were then subjected to thermal cycling between -40 degrees C and 125 degrees C for reliability evaluation and failure mechanisms assessment. The paper presents details of design, characterization by X-ray and Moire, as well as reliability behavior of the SiP due to thermal cycling exposures. Failure analyses results also presented covering evaluation by optical, scanning electron microscopy (SEM), X-sectioning, and dye-and-pry methods.
引用
收藏
页码:477 / 484
页数:8
相关论文
共 50 条
  • [1] Solder Attributes Paste for System-in-Package (SiP) Assembly
    Lim, Sze Pei
    Thum, Kenneth
    Mackie, Andy C.
    Advancing Microelectronics, 2021, 48 (02): : 34 - 39
  • [2] System in package "the rebirth of SIP"
    Brown, KM
    PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 681 - 686
  • [3] The reliability issues on ASIC/memory integration by SiP (System-in-Package) technology
    Song, YH
    Kim, SG
    Rhee, KJ
    Cho, DS
    Kim, TS
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 7 - 10
  • [4] Research on the structural reliability of the ceramic package for packaging SIP
    Yang, Zhen-tao
    Peng, Bo
    Gao, Ling
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 524 - 528
  • [5] Investigation of warpage induced reliability of a system in package in assembly process
    Qian, Qiuxiao
    Liu, Yong
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 718 - 723
  • [6] Studies on the Thermal Cycling Reliability of BGA System-in-Package (SiP) with an Embedded Die
    Yu, Seon Young
    Kwon, Yong-Min
    Kim, Jinsu
    Jeong, Taesung
    Choi, Seogmoon
    Paik, Kyung-Wook
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (04): : 625 - 633
  • [7] Historical Perspective of System in Package (SiP)
    Dai, Wayne Wei-Ming
    IEEE CIRCUITS AND SYSTEMS MAGAZINE, 2016, 16 (02) : 50 - 61
  • [8] A study of considering the reliability issues on ASIC/memory integration by SIP (system-in-package) technology
    Song, YH
    Kim, SG
    Lee, SB
    Rhee, KJ
    Kim, TS
    MICROELECTRONICS RELIABILITY, 2003, 43 (9-11) : 1405 - 1410
  • [9] A Package on Package Assembly Method of SiP Microwave Module based on Heteroid BGA Devices
    Sun, Huhao
    Wang, Cheng
    Wei, Wei
    Xie, Lu
    Mao, Bingcheng
    2022 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT), 2022,
  • [10] New Encapsulation Process for the SIP (System in Package)
    Kim, Tae Hyun
    Yi, Sung
    Seo, Hyoung Ho
    Jung, Tae Sung
    Guo, Yan Shuang
    Doh, Jae Cheon
    Okuno, Atsushi
    Lee, Seog Hee
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1420 - +