NVM/DRAM Hybrid Memory Management with Language Runtime Support via MRW Queue

被引:0
|
作者
Nakagawa, Gaku [1 ]
Oikawa, Shuichi [2 ]
机构
[1] Univ Tsukuba, Dept Comp Sci, Tsukuba, Ibaraki 305, Japan
[2] Univ Tsukuba, Fac Engn Informat & Syst, Div Informat Engn, Tsukuba, Ibaraki 305, Japan
关键词
PHASE-CHANGE MEMORY;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Non-volatile memory (NVM), such as PCM, STT-MRAM, and ReRAM, makes it possible to integrate secondary storage into main memory. This integration reduces I/O access times to typically slow block devices; however, it is unrealistic to construct a large capacity main memory with a single NVM at this time, because NVM have disadvantages regarding write access. Combining NVM and other memory devices is necessary to hide such disadvantages. In particular, we should place writehot data on DRAM and write-cold data on NVM. For data placement, programming language runtime supports are useful, since they have more detailed information about write access than the operating system. A previous study proposed a method to manage NVM/DRAM hybrid memory with programming language runtime supports, determining data placement based on the number of write accesses to each object (i. e., the individual counting method); however, this approach has two problems, namely memory efficiency and determination of threshold values for data placements. The Most Recent Write (MRW) queue method is an alternative method to distinguish between write-hot data and write-cold data. MRW queue manages the frequency of write accesses to objects. In this study, we discuss the problems of the individual counting method and show solutions using the MRW queue approach. Results of our experimentation show that the MRW queue method improves memory efficiency and reduces overhead of the individual counting method.
引用
收藏
页码:357 / 362
页数:6
相关论文
共 50 条
  • [1] Language Runtime Support for NVM/DRAM Hybrid Main Memory
    Nakagawa, Gaku
    Oikawa, Shuichi
    2014 IEEE COOL CHIPS XVII, 2014,
  • [2] An Analysis of The Relationship between A Write Access Reduction Method for NVM/DRAM Hybrid Memory with Programming Language Runtime Support and Execution Policies of Garbage Collection
    Nakagawa, Gaku
    Oikawa, Shuichi
    2014 IIAI 3RD INTERNATIONAL CONFERENCE ON ADVANCED APPLIED INFORMATICS (IIAI-AAI 2014), 2014, : 597 - 603
  • [3] Dynamic Memory Management for Hybrid DRAM-NVM Main Memory Systems
    Zhang, Yiming
    Zhan, Jinyu
    Yang, Junhuan
    Jiang, Wei
    Zhu, Li
    Tang, Xuefei
    Li, Lin
    2016 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS) - PROCEEDINGS, 2016, : 148 - 153
  • [4] AIMR: An Adaptive Page Management Policy for Hybrid Memory Architecture with NVM and DRAM
    Sun, Zhiwen
    Jia, Zhiping
    Cai, Xiaojun
    Zhang, Zhiyong
    Ju, Lei
    2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 284 - 289
  • [5] Unbounded Hardware Transactional Memory for a Hybrid DRAM/NVM Memory System
    Jeong, Jungi
    Hong, Jaewan
    Maeng, Seungryoul
    Jung, Changhee
    Kwon, Youngjin
    2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), 2020, : 525 - 538
  • [6] Efficient Management for Hybrid Memory in Managed Language Runtime
    Wang, Chenxi
    Cao, Ting
    Zigman, John
    Lv, Fang
    Zhang, Yunquan
    Feng, Xiaobing
    NETWORK AND PARALLEL COMPUTING, 2016, 9966 : 29 - 42
  • [7] Designing a Secure DRAM plus NVM Hybrid Memory Module
    Xu, Wang
    Koren, Israel
    CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, 2019, : 251 - 255
  • [8] HMVFS: A Versioning File System on DRAM/NVM Hybrid Memory
    Zheng, Shengan
    Liu, Hao
    Huang, Linpeng
    Shen, Yanyan
    Zhu, Yanmin
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 120 : 355 - 368
  • [9] Energy-Efficient Hybrid DRAM/NVM Main Memory
    Hassan, Ahmad
    Vandierendonck, Hans
    Nikolopoulos, Dimitrios S.
    2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT), 2015, : 492 - 493
  • [10] Selective DRAM cache bypassing for improving bandwidth on DRAM/NVM hybrid main memory systems
    Ro, Yuhwan
    Sung, Minchul
    Park, Yongjun
    Ahn, Jung Ho
    IEICE ELECTRONICS EXPRESS, 2017, 14 (11):