共 50 条
- [2] An Analysis of The Relationship between A Write Access Reduction Method for NVM/DRAM Hybrid Memory with Programming Language Runtime Support and Execution Policies of Garbage Collection 2014 IIAI 3RD INTERNATIONAL CONFERENCE ON ADVANCED APPLIED INFORMATICS (IIAI-AAI 2014), 2014, : 597 - 603
- [3] Dynamic Memory Management for Hybrid DRAM-NVM Main Memory Systems 2016 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS) - PROCEEDINGS, 2016, : 148 - 153
- [4] AIMR: An Adaptive Page Management Policy for Hybrid Memory Architecture with NVM and DRAM 2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 284 - 289
- [5] Unbounded Hardware Transactional Memory for a Hybrid DRAM/NVM Memory System 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), 2020, : 525 - 538
- [6] Efficient Management for Hybrid Memory in Managed Language Runtime NETWORK AND PARALLEL COMPUTING, 2016, 9966 : 29 - 42
- [7] Designing a Secure DRAM plus NVM Hybrid Memory Module CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, 2019, : 251 - 255
- [9] Energy-Efficient Hybrid DRAM/NVM Main Memory 2015 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION (PACT), 2015, : 492 - 493
- [10] Selective DRAM cache bypassing for improving bandwidth on DRAM/NVM hybrid main memory systems IEICE ELECTRONICS EXPRESS, 2017, 14 (11):