Fabrication of anisotropic structures with large aspect ratio and minimal roughness by using black silicon method

被引:2
|
作者
Zhao, Y [1 ]
Lai, JJ [1 ]
Zhou, H [1 ]
Yi, XJ [1 ]
机构
[1] Huazhong Univ Sci & Technol, Dept Optoelect Engn, Wuhan 430074, Peoples R China
关键词
reactive ion etching; black silicon method; roughness; anisotropy; etching rate; passivation; microlens; RF power; lithography; isotropy;
D O I
10.1117/12.570968
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Anisotropic reactive ion etching of silicon has been widely used in fabrication of diffractive optical elements, waveguides and structures of Micro-Electro-Mechanical Systems (MEMS) in recent years. It is important to achieve minimal roughness on both horizontal surfaces and sidewalls in reactive ion etching (RIE) of silicon. Now reactive ion etching of silicon in an RF parallel plate system, using SF6/O-2/CHF3 plasmas, has been experimentally studied. Black silicon method (BSM) is a powerful tool that can be used to find the best conditions under which the anisotropic etching of silicon is optimized. In the process of etching silicon, SF6 serves as the major reactive etching species on silicon, while O-2 is added to build the passivation layer on the sidewalls and surfaces to get anisotropic profiles and CHF3 to suppress the formation of passivation on horizontal surfaces in order to achieve smooth etch surfaces. BSM provides a convenient way to know the function of the gases adding into the RIE and to find how to adjust the proportion of the gas combination. Experimental parameters including the etching rate, selectivity, anisotropy, and self-bias voltage under different parameters have been examined through SEM and AFM. As a result, anisotropic etching conditions and the parameters corresponding to the minimal roughness on the surfaces were obtained.
引用
下载
收藏
页码:196 / 200
页数:5
相关论文
共 50 条
  • [21] A novel high aspect ratio technology for MEMS fabrication using standard silicon wafers
    Lohmann, C
    Bertz, A
    Chemnitz, TU
    Küchler, M
    Gessner, T
    ADVANCED MICROSYSTEMS FOR AUTOMOTIVE APPLICATIONS 2003, 2003, : 59 - 66
  • [22] Surface roughness and electron backscattering in high aspect ratio silicon nanowires
    Pennelli, G.
    Totaro, M.
    Bruschi, P.
    MICROELECTRONIC ENGINEERING, 2011, 88 (08) : 2368 - 2371
  • [23] A novel high aspect ratio technology for MEMS fabrication using standard silicon wafers
    Bertz, A
    Küchler, M
    Knöfler, R
    Gessner, T
    TRANSDUCERS '01: EUROSENSORS XV, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2001, : 1128 - 1131
  • [24] A novel high aspect ratio technology for MEMS fabrication using standard silicon wafers
    Bertz, A
    Küchler, M
    Knöfler, R
    Gessner, T
    SENSORS AND ACTUATORS A-PHYSICAL, 2002, 97-8 : 691 - 701
  • [25] Fabrication of high-aspect-ratio silicon nanostructures using near-field scanning optical lithography and silicon anisotropic wet-etching process
    S.J. Kwon
    Y.M. Jeong
    S.H. Jeong
    Applied Physics A, 2007, 86 : 11 - 18
  • [26] Fabrication of high-aspect-ratio silicon nanostructures using near-field scanning optical lithography and silicon anisotropic wet-etching process
    Kwon, S. J.
    Jeong, Y. M.
    Jeong, S. H.
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2007, 86 (01): : 11 - 18
  • [27] Silicon masking layers for fabrication of high aspect ratio MEMS
    Lee, D
    Solgaard, O
    IEEE/LEOS OPTICAL MEMS 2005: INTERNATIONAL CONFERENCE ON OPTICAL MEMS AND THEIR APPLICATIONS, 2005, : 85 - 86
  • [28] Fabrication of high aspect ratio silicon microstructures by anodic etching
    Charlton, MDB
    Parker, GJ
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 1997, 7 (03) : 155 - 158
  • [29] Fabrication of high aspect ratio silicon microstructures by anodic etching
    Univ of Southampton, Southampton, United Kingdom
    J Micromech Microengineering, 3 (155-158):
  • [30] Integration of High Aspect Ratio Tapered Silicon Via for Silicon Carrier Fabrication
    Ranganathan, N.
    Ebin, Liao
    Linn, Linn
    Vincent, Lee Wee Sheng
    Navas, O. K.
    Kripesh, V.
    Balasubramanian, N.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2009, 32 (01): : 62 - 71