Assertion and Coverage Driven Test Generation Tool for RTL Designs

被引：0

作者：

Muhammed, Nourhan ^{[1
]}

Hussein, Nour ^{[1
]}

Salah, Khaled ^{[2
]}

Khan, Ayub ^{[2
]}

机构：

[1] Ain Shams Univ, Fac Engn, Dept Elect & Commun, Cairo, Egypt

[2] Mentor Siemens Business, Fremont, CA 94538 USA

来源：

2020 11TH IEEE ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON) | 2020年

关键词：

Coverage; Assertions; Tests; Generation; RTL; Verification;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

RTL verification is still one the most challenging activities in digital system development as it is still the bottleneck in the time-to-market for an integrated circuit development cycle. Thus reducing verification time is one of the most important targets. In this paper, a tool is developed to generate automatic tests from SystemVerilog assertions or SystemVerilog Coverage. The proposed tool is tested using different memory modules starting from single port RAM through Multiple ports RAM, FIFO and the DDRx families. The performance, regarding the runtime, has been compared with the handcrafted test case generation process. Moreover, the performance has been compared with other automatic test generation tools. Results shows the effectiveness of the proposed design. The proposed tool excelled in terms of its run-time, complexity, and coverage percentage.

引用

页码：913 / 916

页数：4

共 50 条

[1] Coverage driven test generation framework for RTL functional verification
Guo, Yang
Qu, Wanxia
Li, Tun
Li, Sikun
PROCEEDINGS OF 2007 10TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN AND COMPUTER GRAPHICS, 2007, : 321 - 326
[2] Transparency-based hierarchical test generation for modular RTL designs
Makris, Y
Collins, J
Orailoglu, A
Vishakantaiah, P
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 689 - 692
[3] Towards a Toolchain for Assertion-Driven Test Sequence Generation
Pierre, Laurence
2015 18TH FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), 2015, : 82 - 89
[4] DirectFuzz: Automated Test Generation for RTL Designs using Directed Graybox Fuzzing
Canakci, Sadullah
Delshadtehrani, Leila
Eris, Furkan
Taylor, Michael Bedford
Egele, Manuel
Joshi, Ajay
2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 529 - 534
[5] RTL Design Validation, DFT and Test Pattern Generation for High Defects Coverage
M.B. Santos
F.M. Gonçalves
I.C. Teixeira
J.P. Teixeira
Journal of Electronic Testing, 2002, 18 : 179 - 187
[6] RTL design validation, DFT and test pattern generation for high defects coverage
Santos, MB
Gonçalves, FM
Teixeira, IC
Teixeira, JP
ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 99 - 105
[7] RTL design validation, DFT and test pattern generation for high defects coverage
Santos, MB
Gonçalves, FM
Teixeira, IC
Teixeira, JP
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (02): : 179 - 187
[8] Automatic Generation of High-Coverage Tests for RTL Designs using Software Techniques and Tools
Zhang, Yu
Feng, Wenlong
Huang, Mengxing
PROCEEDINGS OF THE 2016 IEEE 11TH CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2016, : 856 - 861
[9] Coverage Driven Test Generation and Consistency Algorithm
Paret, Jomu George Mani
Mohamed, Otmane Ait
DECLARATIVE PROGRAMMING AND KNOWLEDGE MANAGEMENT, 2014, 8439 : 136 - 151
[10] RTL-based functional test generation for high defects coverage in digital SOCs
Santos, MB
Gonçalves, FM
Teixeira, IC
Teixeira, JP
IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2000, : 99 - 104

← 1 2 3 4 5 →