Low-Power Neuromorphic Speech Recognition Engine with Coarse-Grain Sparsity

被引:0
|
作者
Yin, Shihui [1 ]
Kadetotad, Deepak [1 ]
Yan, Bonan [2 ]
Song, Chang [2 ]
Chen, Yiran [2 ]
Chakrabarti, Chaitali [1 ]
Sco, Jea-sun [1 ]
机构
[1] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85281 USA
[2] Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15260 USA
基金
美国国家科学基金会;
关键词
NETWORK;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, we have seen a surge of interest in neuromorphic computing and its hardware design for cognitive applications. In this work, we present new neuromorphic architecture, circuit, and device co-designs that enable spike-based classification for speech recognition task. The proposed neuromorphic speech recognition engine supports a sparsely connected deep spiking network with coarse granularity, leading to large memory reduction with minimal index information. Simulation results show that the proposed deep spiking neural network accelerator achieves phoneme error rate (PER) of 20.5% for TIMIT database, and consume 2.57mW in 40nm CMOS for real-time performance. To alleviate the memory bottleneck, the usage of non-volatile memory is also evaluated and discussed.
引用
收藏
页码:111 / 114
页数:4
相关论文
共 50 条
  • [1] Reconfigurable embedded MAC core design for low-power coarse-grain FPGA
    Hong, SJ
    Chin, SS
    ELECTRONICS LETTERS, 2003, 39 (07) : 606 - 608
  • [2] Compressing LSTM Networks with Hierarchical Coarse-Grain Sparsity
    Kadetotad, Deepak
    Meng, Jian
    Berisha, Visar
    Chakrabarti, Chaitali
    Seo, Jae-sun
    INTERSPEECH 2020, 2020, : 21 - 25
  • [3] An 8.93 TOPS/W LSTM Recurrent Neural Network Accelerator Featuring Hierarchical Coarse-Grain Sparsity for On-Device Speech Recognition
    Kadetotad, Deepak
    Yin, Shihui
    Berisha, Visar
    Chakrabarti, Chaitali
    Seo, Jae-sun
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (07) : 1877 - 1887
  • [4] A low-power integrated circuit for remote speech recognition
    Borgatti, M
    Felici, M
    Ferrari, A
    Guerrieri, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (07) : 1082 - 1089
  • [5] A Low-Power Hardware Search Architecture for Speech Recognition
    Bourke, Patrick J.
    Rutenbar, Rob A.
    INTERSPEECH 2008: 9TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION 2008, VOLS 1-5, 2008, : 2102 - 2105
  • [6] A low-power VLSI feature extractor for speech recognition
    Felici, M
    Borgatti, M
    Ferrari, A
    Guerrieri, R
    PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3061 - 3064
  • [7] Low-Power Computing with Neuromorphic Engineering
    Liu, Dingbang
    Yu, Hao
    Chai, Yang
    ADVANCED INTELLIGENT SYSTEMS, 2021, 3 (02)
  • [8] A Low-Power Neuromorphic System for Real-Time Visual Activity Recognition
    Khosla, Deepak
    Uhlenbrock, Ryan
    Chen, Yang
    ADVANCES IN VISUAL COMPUTING, ISVC 2018, 2018, 11241 : 106 - 115
  • [9] PULSE: Parametric Hardware Units for Low-power Sparsity-Aware Convolution Engine
    Aliyev, Ilkin
    Adegbija, Tosiron
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [10] A Low-Power, High-Performance Speech Recognition Accelerator
    Yazdani, Reza
    Arnau, Jose-Maria
    Gonzalez, Antonio
    IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (12) : 1817 - 1831