A 630μW Zero-Crossing-Based ΔΣ ADC Using Switched-Resistor Current Sources in 45nm CMOS

被引：0

作者：

Musah, Tawfiq ^{[1
]}

Kwon, Sunwoo ^{[2
]}

Lakdawala, Hasnain ^{[3
]}

Soumyanath, Krishnamurthy ^{[3
]}

Moon, Un-Ku ^{[1
]}

机构：

[1] Oregon State Univ, Sch EECS, Corvallis, OR 97331 USA

[2] Dongbu HiTek, Seoul, South Korea

[3] Intel Corp, Commun Circuits Lab, Hillsboro, OR 97124 USA

来源：

PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A delta-sigma analog-to-digital converter employs zero-crossing-based integrators to achieve low power operation at 50MHz sampling rate. Switched resistors, used as current sources, provide good dynamic current matching, eliminating the need for common-mode feedback circuits. The effect of the switched resistors on the linearity of the zero-crossing-based integrator is discussed. Also, a unidirectional 2-phase charging scheme is proposed to improve input signal swing and reduce overshoot voltage. Test chip implemented in a 45mn LP Digital CMOS achieves 543dB DR, 525dB SNR, and 47.7dB SNDR at 0.833MHz input while dissipating 630 mu W from a 1.1V supply.

引用

页码：1 / +

页数：2

共 25 条

[21] A 10-b 120-MS/s 45 nm CMOS ADC using a re-configurable three-stage switched amplifier
Young-Ju Kim
Seung-Hoon Lee
Analog Integrated Circuits and Signal Processing, 2012, 72 : 75 - 87
[22] A 4.7 mW W-Band LNA with 4.2 dB NF and 12 dB Gain Using Drain to Gate Feedback in 45nm CMOS RFSOI Technology
Gao, Li
Ma, Qian
Rebeiz, Gabriel M.
PROCEEDINGS OF THE 2018 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2018, : 280 - 283
[23] Design of a 5-bit, 4.87GS/s, 240μW Flash ADC using a MUX-based Decoder with Regenerative Buffer in 45-nm CMOS
Patel, N. Bharathesh
Muralidhara, K. N.
2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
[24] Stability and Performance Analysis of Low Power 6T SRAM Cell and Memristor Based SRAM Cell using 45NM CMOS Technology
Kumar, A. S. V. S. V. Prabhu Deva
Suman, B. Shaiwal
Sarkar, C. Arup
Kushwaha, D. Vivekanand
2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 2218 - 2222
[25] A 13.73 ns Input Time Range TDA Design Based on Adjustable Current Sources Using 40-nm CMOS Process
Wang, Chua-Chin
Jose, Oliver Lexter July A.
Lin, Li
Tolentino, Lean Karlo S.
Sangalang, Ralph Gerard B.
Salvador, Anela L.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, 43 (06) : 3376 - 3395

← 1 2 3 →