The SATURN Approach to SysML-based HW/SW Codesign

被引：7

作者：

Mueller, Wolfgang ^{[1
]}

He, Da ^{[1
]}

Mischkalla, Fabian ^{[1
]}

Wegele, Arthur ^{[2
]}

Whiston, Paul ^{[3
]}

Penil, Pablo ^{[4
]}

Villar, Eugenio ^{[4
]}

Mitas, Nikolaos ^{[5
]}

Kritharidis, Dimitrios ^{[5
]}

Azcarate, Florent ^{[6
]}

Carballeda, Manuel ^{[6
]}

机构：

[1] Univ Paderborn, C LAB, Paderborn, Germany

[2] Atego, Wolfsburg, Germany

[3] Atego, Cheltenham, Glos, England

[4] Univ Cantabria, Cantabria, Spain

[5] Intracom Telecom, Athens, Greece

[6] Thales Secur Solut & Serv, Velizy Villacoublay, France

来源：

IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010) | 2010年

关键词：

UML; SysML; SystemC; HW/SW co-design;

D O I：

10.1109/ISVLSI.2010.95

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The main obstacle for the wide acceptance of UML and SysML in the design of electronic systems is due to a major gap in the design flow between UML-based modeling and SystemC-based verification. To overcome this gap, we present an approach developed in the SATURN project which introduces UML profiles for the co-modeling of SystemC and C with code generation support in the context of ARTiSAN Studio (R). We finally discuss the evaluation of the approach by two case studies.

引用

页码：506 / 511

页数：6

共 50 条

[31] Protocol selection and interface generation for HW-SW codesign
Daveau, JM
Marchioro, GF
BenIsmail, T
Jerraya, AA
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1997, 5 (01) : 136 - 144
[32] HW/SW codesign of the H.263 video coder
Ben Atitallah, A.
Kadionik, P.
Ghozzi, F.
Nouel, P.
Masmoudi, N.
Levi, H.
[J]. 2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 589 - +
[33] Teaching HW/SW codesign with a Zynq ARM/FPGA SoC
Balasch, Josep
Beckers, Arthur
Bozilov, Dusan
Roy, Sujoy Sinha
Turan, Furkan
Verbauwhede, Ingrid
[J]. 2018 12TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2018, : 63 - 66
[34] Automatic generation of a simulation compiler by a HW/SW codesign system
Yanagisawa, H
Uehara, M
Mori, H
[J]. 15TH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2004, : 53 - 59
[35] FRIDGE: An interactive code generation environment for HW/SW codesign
Willems, M
Bursgens, V
Grotker, T
Meyr, H
[J]. 1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 287 - 290
[36] Integration of SDL and VHDL for HW/SW codesign of communication systems
Dou, C
[J]. 23RD EUROMICRO CONFERENCE - NEW FRONTIERS OF INFORMATION TECHNOLOGY, PROCEEDINGS, 1997, : 188 - 198
[37] A Moving Window Architecture for a HW/SW Codesign Based Canny Edge Detection for FPGA
Amaricai, A.
Boncalo, O.
Iordate, M.
Marinescu, B.
[J]. 2012 28TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2012, : 393 - 396
[38] Research on SysML-based modeling for production management system
Qiao, Dongping
Liu, Xiaojuan
Li, Hao
[J]. MATERIALS PROCESSING AND MANUFACTURING III, PTS 1-4, 2013, 753-755 : 1868 - 1874
[39] MeROS: SysML-Based Metamodel for ROS-Based Systems
Winiarski, Tomasz
[J]. IEEE ACCESS, 2023, 11 : 82802 - 82815
[40] A SysML-Based Methodology for Manufacturing Machinery Modeling and Design
Bassi, Luca
Secchi, Cristian
Bonfe, Marcello
Fantuzzi, Cesare
[J]. IEEE-ASME TRANSACTIONS ON MECHATRONICS, 2011, 16 (06) : 1049 - 1062

← 1 2 3 4 5 →