A fully integrated 10-Gb/s receiver with adaptive optical dispersion equalizer in 0.13-μm CMOS

被引:7
|
作者
Momtaz, Afshin [1 ]
Chung, David [1 ]
Kocaman, Namik [1 ]
Cao, Jun [1 ]
Caresosa, Mario [1 ]
Zhang, Bo [1 ]
Fujimori, Ichiro [1 ]
机构
[1] Broadcom, Irvine, CA 92618 USA
关键词
adaptive equalizer; continuous-time filter; decision feedback equalizer; delay-locked loop; optical dispersion; single mode fiber;
D O I
10.1109/JSSC.2007.892166
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 10 Gb/s receiver, containing an adaptive equalizer, a clock and data recovery, and a de-multiplexer, is implemented in 0.13-mu m CMOS. The chip is intended for long-haul optical fiber links where chromatic and polarization mode dispersions are reach-limiting factors. The equalization is performed by a continuous time filter and a two-tap decision feedback equalizer while automatic threshold and phase adjustments are embedded in the CDR. Use of an analog equalizer with digital adaptation garners total power dissipation of 950 mw. Error-free operation over 200 km of single mode fiber is demonstrated. With 140 kin of single mode fiber, optical signal to noise ratio penalty is only 2 dB. Differential group delay of 100 ps can also be tolerated.
引用
收藏
页码:872 / 880
页数:9
相关论文
共 50 条
  • [1] Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-μm CMOS
    Henrickson, L
    Shen, D
    Nellore, U
    Ellis, A
    Oh, J
    Wang, H
    Capriglione, G
    Atesoglu, A
    Yang, A
    Wu, P
    Quadri, S
    Crosbie, D
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (10) : 1595 - 1601
  • [2] Design and Implementation of 10-Gb/s Optical Receiver Analog Front-End in 0.13-μm CMOS Technology
    Oh, Won-Seok
    Park, Kang-Yeob
    Park, Kyu-Ho
    Kim, Chang-Joon
    Moon, Jong-Kook
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (03): : 393 - 398
  • [3] A 20-Gb/s adaptive equalizer in 0.13-μm CMOS technology
    Lee, Jri
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (09) : 2058 - 2066
  • [4] A 10-Gb/s-18.8 dBm Sensitivity 5.7 mW Fully-Integrated Optoelectronic Receiver With Avalanche Photodetector in 0.13-μm CMOS
    Nayak, Spoorthi
    Ahmed, Abdelrahman H.
    Sharkia, Ahmad
    Raman, Ajith Sivadhasan
    Mirabbasi, Shahriar
    Shekhare, Sudip
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (08) : 3162 - 3173
  • [5] A 1.2-V 10-Gb/s Highly CPD Isolated and Bandwidth Enhanced Optical Receiver in 0.13-μm CMOS Technology
    Oh, W. S.
    Park, K.
    Min, K. W.
    Son, H. S.
    Lee, Y. S.
    11TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS I-III, PROCEEDINGS,: UBIQUITOUS ICT CONVERGENCE MAKES LIFE BETTER!, 2009, : 1586 - 1590
  • [6] A 10-Gb/s, 95-dBΩ, 20-mW Optical Receiver Front-End in 0.13-μm CMOS Technology
    Oh, W. S.
    Park, K.
    Min, K. W.
    Im, Y. M.
    Lee, Y. S.
    2009 SYMPOSIUM ON PHOTONICS AND OPTOELECTRONICS (SOPO 2009), 2009, : 332 - +
  • [7] A 10-Gb/s low-power inverter-based optical receiver front-end in 0.13-μm CMOS process
    Gong, Yihong
    Chen, Qibin
    Tu, Ruiyong
    Wu, Sini
    Xie, Jin
    Sun, Qiyan
    Li, Jinghu
    Luo, Zhicong
    INTEGRATION-THE VLSI JOURNAL, 2024, 94
  • [8] 10-Gb/s 0.13-μm CMOS Inductorless Modified-RGC Transimpedance Amplifier
    Taghavi, Mohammad Hossein
    Belostotski, Leonid
    Haslett, James W.
    Ahmadi, Peyman
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (08) : 1971 - 1980
  • [9] A Robust 10-Gb/s Duobinary Transceiver in 0.13-μm SOI CMOS for Short-Haul Optical Networks
    Aguirre, Javier
    Bol, David
    Flandre, Denis
    Sanchez-Azqueta, Carlos
    Celma, Santiago
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2018, 65 (02) : 1518 - 1525
  • [10] A divide-by-16.5 circuit for 10-Gb ethernet transceiver in 0.13-πm CMOS
    Moon, Y
    Lee, SH
    Shim, D
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) : 1175 - 1179