Performance evaluation of two home-based lazy release consistency protocols for shared virtual memory systems

被引:0
|
作者
Zhou, YY
Iftode, L
Li, K
机构
来源
PROCEEDINGS OF THE SECOND SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '96) | 1996年
关键词
D O I
10.1145/238721.238763
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper investigates the performance of shared virtual memory protocols on large-scale multicomputers. Using experiments on a 64-node Paragon, we show that the traditional Lazy Release Consistency (LRC) protocol does not scale well, because of the large number of messages it requires, the large amount of memory it consumes for protocol overhead data, and because of the difficulty of garbage collecting that data. To achieve more scalable performance, we introduce and evaluate two new protocols. The first, Home-based LRC (HLRC), is based on the Automatic Update Release Consistency (AURC) protocol. Like AURC, HLRC maintains a home for each page to which all updates are propagated and from which all copies are derived. Unlike AURC, HLRC requires no specialized hardware support. We find that the use of homes provides substantial improvements in performance and scalability over LRC. Our second protocol, called Overlapped Home-based LRC (OHLRC), takes advantage of the communication processor found on each node of the Paragon to offload some of the protocol overhead of HLRC from the critical path followed by the compute processor. We find that OHLRC: provides modest improvements over HLRC. We also apply overlapping to the base LRC protocol, with similar results. Our experiments were done using five of the Splash-2 benchmarks. We report overall execution times, as well as detailed breakdowns of elapsed time, message traffic, and memory use for each of the protocols.
引用
收藏
页码:75 / 88
页数:14
相关论文
共 50 条
  • [21] Model checking and performance evaluation with CADP illustrated on shared-memory mutual exclusion protocols
    Mateescu, Radu
    Serwe, Wendelin
    SCIENCE OF COMPUTER PROGRAMMING, 2013, 78 (07) : 843 - 861
  • [22] Simulation and Evaluation Snoopy cache coherence protocols with Update strategy in shared memory multiprocessor systems
    Hashemi, Bahman
    2011 NINTH IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING WITH APPLICATIONS WORKSHOPS (ISPAW), 2011, : 256 - 259
  • [23] Implementation and evaluation of update-based cache protocols under relaxed memory consistency models
    Grahn, Hakan
    Stenstrom, Per
    Dubois, Michel
    Future Generation Computer Systems, 1995, 11 (03): : 247 - 271
  • [24] IMPLEMENTATION AND EVALUATION OF UPDATE-BASED CACHE PROTOCOLS UNDER RELAXED MEMORY CONSISTENCY MODELS
    GRAHN, H
    STENSTROM, P
    DUBOIS, M
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 1995, 11 (03): : 247 - 271
  • [25] Testing the Usability of Two Automated Home-Based Patient-Management Systems
    Ramesh Farzanfar
    Joseph Finkelstein
    Robert H. Friedman
    Journal of Medical Systems, 2004, 28 (2) : 143 - 153
  • [26] Evaluation of Home-Based Rehabilitation Sensing Systems with Respect to Standardised Clinical Tests
    Vourganas, Ioannis
    Stankovic, Vladimir
    Stankovic, Lina
    Michala, Anna Lito
    SENSORS, 2020, 20 (01)
  • [27] Design and Performance Evaluation of a Home-Based Automatic Acupoint Identification and Treatment System
    Yu, Zheng
    Zhang, Shengyan
    Zhang, Linshuai
    Wen, Chuanbiao
    Yu, Shuguang
    Sun, Jiaqi
    Deng, Suheng
    Ci, Hongfu
    Gan, Yanxiong
    IEEE ACCESS, 2024, 12 : 25491 - 25500
  • [28] Qilin: Enabling Performance Analysis and Optimization of Shared-Virtual Memory Systems with FPGA Accelerators
    Richter, Edward
    Chen, Deming
    2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [29] A performance evaluation of cache injection in bus-based shared memory multiprocessors
    Milenkovic, A
    Milutinovic, V
    MICROPROCESSORS AND MICROSYSTEMS, 2002, 26 (02) : 51 - 61
  • [30] The evaluation of user-level software based distributed shared memory systems
    Midorikawa, H
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 920 - 923