Linear PFC regulator for LED lighting with the multi-level structure and low voltage MOSFETs.

被引：0

作者：

Noge, Yuichi ^{[1
]}

Itoh, Jun-ichi ^{[1
]}

机构：

[1] Nagaoka Univ Technol, Niigata, Japan

来源：

2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC) | 2014年

关键词：

D O I：

暂无

中图分类号：

TE [石油、天然气工业]; TK [能源与动力工程];

学科分类号：

0807 ; 0820 ;

摘要：

This paper proposes a linear PFC regulator for LED lighting applications. The proposed circuit is small in size because the circuit structure consists of only semiconductors and resistors without any reactors and electrolytic capacitors. The current bypass circuit which is connected in parallel to the LED string consists of single MOSFET, two zener diodes and two resistors. The MOSFET is operated in an active state by a self-bias circuit. Thus, an external controller and high voltage gate drivers are not required. The proposed circuit is experimentally validated by using a 15 W prototype. From the experimental results, the THD of input current is 5.1% and the power factor is 0.999. In addition, the simulation loss analysis demonstrates an efficiency of 91.6% for a 15.2 W prototype.

引用

页码：3311 / 3317

页数：7

共 50 条

[41] Opportunities for Leveraging Low-Voltage GaN Devices in Modular Multi-level Converters for Electric-Vehicle Charging Applications
Ashourloo, Mojtaba
Zaman, Mohammad Shawkat
Nasr, Miad
Trescases, Olivier
2018 INTERNATIONAL POWER ELECTRONICS CONFERENCE (IPEC-NIIGATA 2018 -ECCE ASIA), 2018, : 2380 - 2385
[42] A new dynamic ternary sense amplifier for 1.5-bit/cell multi-level low-voltage CMOS DRAMS
Wu, CY
Yu-Yee, L
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI, 1999, : 47 - 50
[43] A Multi-Level Inverter Structure with Cascaded Two-Level and Three-Level Inverters for IM Drive with CMV Elimination and DC-link Capacitor Voltage Balancing
Mondal, Gopal
Gopakumar, K.
Tekwani, P. N.
Levi, Emil
CONFERENCE RECORD OF THE 2007 IEEE INDUSTRY APPLICATIONS CONFERENCE FORTY-SECOND IAS ANNUAL MEETING, VOLS. 1-5, 2007, : 589 - +
[44] Short Circuit Fault Type Identification of Low Voltage AC System Based on Black Hole Particle Swarm and Multi-level SVM
Li, Wenyuan
Miao, Xiren
Zeng, Xiaowan
2020 CHINESE AUTOMATION CONGRESS (CAC 2020), 2020, : 208 - 213
[45] An Optimization Design of the Diode Clamped Multi-Level Converter for Coaxial Inductive Power Transfer on the Low Voltage DC Micro-grid
Pairindra, Worapong
Khomfoi, Surin
JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2018, 13 (01) : 333 - 344
[46] Novel harmonic elimination strategy based on Multi-Objective Grey Wolf Optimizer to ameliorate voltage quality of odd-nary multi-level structure
Falehi, Ali Darvish
HELIYON, 2020, 6 (03)
[47] Multi-Level, Low-Voltage Programming of Ferroelectric HfO2/ZrO2 Nanolaminates Integrated in the Back-End-Of-Line
Hamming-Green, Ruben
Ram, Mamidala Saketh
Falcone, Donato Francesco
Noheda, Beatriz
Offrein, Bert Jan
Begon-Lours, Laura
8TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM 2024, 2024, : 265 - 267
[48] A study of pattern density and process variations impact on the reliability performance of multi-level capacitance structure in Low-k copper interconnects
Chen, Qian
Xie, Lanfei
Chockalingam, Ramasamy
Eng, Chee Wee
Katakamsetty, Ushasree
Li, Pinghui
Chen, Li Han
Guan, Xiaochong
Tan, SoonYoeng
Tan, Juan Boon
2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2018,
[49] Multi-Level Voltage Space Vector Structure Based Control Strategy With Reduced Torque Ripple for Open-End Winding BLDC Motor Drives
Krishna, U. Hari
Rajeevan, P. P.
IEEE ACCESS, 2024, 12 : 74524 - 74538
[50] An Inrush Current Limit Method for SiC-based Multi-level Grid-connected Converter During Low-Voltage Ride-Through
Li, Haiguo
Gao, Zihan
Ji, Shiqi
Ma, Yiwei
Wang, Fred
2021 THIRTY-SIXTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2021), 2021, : 2044 - 2049

← 1 2 3 4 5 →