An Energy-efficient and High-throughput Bitwise CNN on Sneak-path-free Digital ReRAM Crossbar

被引:0
|
作者
Ni, Leibin [1 ]
Liu, Zichuan [1 ]
Song, Wenhao [2 ]
Yang, J. Joshua [2 ]
Yu, Hao [1 ]
Wang, Kanwen [3 ]
Wang, Yuangang [3 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
[2] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA
[3] Huawei Technol Co Ltd, Data Ctr Technol Lab, Shenzhen, Guangdong, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Convolutional neural network (CNN) based machine learning requires a highly parallel as weIl as low power consumption (including leakage power) hardware accelerator. In this paper, we will present a digital ReRAM cross bar based CNN accelerator that can achieve significantly higher throughput and lower power consumption than state-of-arts. The CNN is trained with binary constraints on both weights and activations such that all operations become bitwise. With further use of I-bit comparator, the bitwise CNN model can be naturally realized on a digital ReRAM-crossbar device. A novel sneak-path-free ReRAM-crossbar is further utilized for large-scale realization. Simulation experiments show that the bitwise CNN accelerator on the digital ReRAM crossbar achieves 98.3% and 91. 4% accuracy on MNIST and CIFAR-IO benchmarks, respectively. Moreover, it has a peak throughput of 792GOPS at the power consumption of 6.3mW, which is 18.86 times higher throughput and 44.1 times lower power than CMOS CNN (non-binary) accelerators.
引用
收藏
页数:6
相关论文
共 44 条
  • [11] High-Throughput and Energy-Efficient Belief Propagation Polar Code Decoder
    Abbas, Syed Mohsin
    Fan, YouZhe
    Chen, Ji
    Tsui, Chi-Ying
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (03) : 1098 - 1111
  • [12] High-Throughput and Energy-Efficient SCL Decoder Design using FPGA
    Mude, Shoban
    Dasharatha, M.
    Naik, B. Rajendra
    2017 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), 2017, : 395 - 399
  • [13] E-BATCH: Energy-Efficient and High-Throughput RNN Batching
    Silfa, Franyell
    Arnau, Jose Maria
    Gonzalez, Antonio
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2022, 19 (01)
  • [14] Energy-Efficient High-Throughput Montgomery Modular Multipliers for RSA Cryptosystems
    Kuang, Shiann-Rong
    Wang, Jiun-Ping
    Chang, Kai-Cheng
    Hsu, Huan-Wei
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (11) : 1999 - 2009
  • [15] Energy-Efficient High-Throughput VLSI Architectures for Product-Like Codes
    Fougstedt, Christoffer
    Larsson-Edefors, Per
    JOURNAL OF LIGHTWAVE TECHNOLOGY, 2019, 37 (02) : 477 - 485
  • [16] High-throughput, energy-efficient network-on-chip-based hardware accelerators
    Majumder, Turbo
    Pande, Partha Pratim
    Kalyanaraman, Ananth
    SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2013, 3 (01): : 36 - 46
  • [17] High-Throughput and Energy-Efficient VLSI Architecture for Ordered Reliability Bits GRAND
    Abbas, Syed Mohsin
    Tonnellier, Thibaud
    Ercan, Furkan
    Jalaleddine, Marwan
    Gross, Warren J.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (06) : 681 - 693
  • [18] Energy-efficient Checkpointing in High-throughput Cycle-stealing Distributed Systems
    Forshaw, Matthew
    McGough, A. Stephen
    Thomas, Nigel
    ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2015, 310 : 65 - 90
  • [19] SYNTHNET: A High-throughput yet Energy-efficient Combinational Logic Neural Network
    Chen, Tianen
    Kemp, Taylor
    Kim, Younghyun
    27TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2022, 2022, : 232 - 237
  • [20] EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks
    Liang, Shengwen
    Wang, Ying
    Liu, Cheng
    He, Lei
    Li, Huawei
    Xu, Dawen
    Li, Xiaowei
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (09) : 1511 - 1525