High-Order Reconfigurable FIR Filter Design Based on Statistical Analysis of CSD coefficients

被引:0
|
作者
Jia, Rui [1 ,2 ]
Wang, Fei [1 ]
Chen, Rui [1 ,2 ]
Wang, Xing-Gang [1 ,2 ]
Shang, Delong [3 ]
Yang, Hai-Gang [1 ]
机构
[1] Chinese Acad Sci, Inst Elect, Beijing 100190, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100190, Peoples R China
[3] Univ Newcastle, Sch Elect & Elect Engn, Callaghan, NSW 2308, Australia
基金
中国国家自然科学基金;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Performance and power consumption are two important aspects of reconfigurable finite impulse response (FIR) filters. In this paper, a new reconfigurable FIR architecture named SCSD FIR is proposed. This proposed architecture has been synthesized in 0.13 mu m technology with a precision of 16 bits. Design example shows that FIR with 551 taps achieves 21.3% area reduction and 19.0% power reduction compared with the most efficient existing architecture of FIRs. It also achieves an improvement of 13.1% in speed. Furthermore, these advantages are expanded as the taps of filters are increasing.
引用
收藏
页码:402 / 405
页数:4
相关论文
共 50 条
  • [1] Reconfigurable FIR Filter for Dynamic Variation of Filter Order and Filter Coefficients
    Meher, Pramod Kumar
    Park, Sang Yoon
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (03) : 261 - 273
  • [2] Design of FIR Digital Filter Based on CSD Code
    Li, Guohong
    Lang, Weiyan
    Bai, Xu
    Hu, Hui
    [J]. PROGRESS IN MECHATRONICS AND INFORMATION TECHNOLOGY, PTS 1 AND 2, 2014, 462-463 : 619 - 622
  • [3] A High-order FIR Microwave Photonic Filter
    Huang, Thomas X. H.
    Yi, Xiaoke
    Minasian, Robert A.
    [J]. MWP: 2009 INTERNATIONAL TOPICAL MEETING ON MICROWAVE PHOTONICS, 2009, : 88 - 91
  • [4] A programmable FIR digital filter using CSD coefficients
    Khoo, KY
    Kwentus, A
    Willson, AN
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (06) : 869 - 874
  • [5] Programmable FIR digital filter using CSD coefficients
    Univ of California, Los Angeles, United States
    [J]. IEEE J Solid State Circuits, 6 (869-874):
  • [6] High-speed FIR digital filter with CSD coefficients implemented on FPGA
    Yamada, M
    Nishihara, A
    [J]. PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 7 - 8
  • [7] Dynamically Reconfigurable FIR Filter Design Based on FPGA
    Zhao, Guangquan
    Ge, Qiangqiang
    Zhang, Yigang
    [J]. 2015 FIFTH INTERNATIONAL CONFERENCE ON INSTRUMENTATION AND MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC), 2015, : 1631 - 1635
  • [8] FPGA BASED PARTIAL RECONFIGURABLE FIR FILTER DESIGN
    Rani, J. Sheeba
    Phalghun, Sai C.
    [J]. SOUVENIR OF THE 2014 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2014, : 789 - 792
  • [9] Design of Reconfigurable FIR Filter System Based on FPGA
    Xu Guo-sheng
    [J]. MATERIALS SCIENCE AND INFORMATION TECHNOLOGY, PTS 1-8, 2012, 433-440 : 4669 - 4674
  • [10] Design and implementation of a reconfigurable FIR filter
    Chen, KH
    Chiueh, TD
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 205 - 208