Mismatch Compensation of CMOS Current Mirrors Using Floating-Gate Transistors

被引:11
|
作者
Datta, Timir [1 ]
Abshire, Pamela [1 ]
机构
[1] Univ Maryland, Sch Elect & Comp Engn, College Pk, MD 20740 USA
关键词
D O I
10.1109/ISCAS.2009.5118132
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The simple CMOS current mirror is a fundamental compositional element which is employed in a wide variety of analog and digital circuit designs. The use of CMOS current mirrors is appealing to circuit designers given the low cost associated with CMOS fabrication and the inherent simplicity of operation. Unfortunately, the simplicity of the CMOS current mirror makes it particularly susceptible to device mismatch due to process variations. In recent years the use of floating gate transistors for mismatch compensation has become increasingly popular. We report on our observations regarding the efficacy of this technique in both weak and strong inversion and present analytical and simulated results quantifying these observations. The central result is that although compensation using floating gates works well for correcting mismatch for subthreshold operation, similar compensation in above threshold operation results in the introduction of previously unseen mismatch effects.
引用
收藏
页码:1823 / 1826
页数:4
相关论文
共 50 条
  • [1] CMOS current-mode Euclidean distance circuit using floating-gate MOS transistors
    Popa, C
    [J]. 2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 585 - 588
  • [2] Varactor-driven Temperature Compensation of CMOS Floating-gate Current Memory
    Gu, Ming
    Chakrabartty, Shantanu
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2095 - 2098
  • [3] Low-voltage floating-gate current mirrors
    Berg, Y
    Lande, TS
    Naess, S
    [J]. TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 21 - 24
  • [4] A Fully Differential Rail-to-Rail CMOS Capacitance Sensor With Floating-Gate Trimming for Mismatch Compensation
    Prakash, Somashekar Bangalore
    Abshire, Pamela
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (05) : 975 - 986
  • [5] Automatic and continuous offset compensation of MOS operational amplifiers using floating-gate transistors
    Lanzoni, M
    Tondi, G
    Galbiati, P
    Ricco, B
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (02) : 287 - 290
  • [6] Floating-gate techniques for assessing mismatch
    Minch, BA
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 385 - 388
  • [7] A novel serial multiplier using floating-gate transistors
    Sinencio, LFC
    Sanchez, AD
    Angulo, JR
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 861 - 864
  • [8] Indirect programming of floating-gate transistors
    Graham, David W.
    Farquhar, Ethan
    Degnan, Brian
    Gordon, Christal
    Hasler, Paul
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (05) : 951 - 963
  • [9] Indirect programming of floating-gate transistors
    Graham, DW
    Farquhar, E
    Degnan, B
    Gordon, C
    Hasler, P
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2172 - 2175
  • [10] Floating-gate CMOS ternary latch
    De La Cruz Blas, C. A.
    Green, M. M.
    [J]. ELECTRONICS LETTERS, 2010, 46 (18) : 1260 - U37