Low Power Mixed-Signal Binarized CNN Processor

被引：0

作者：

Chan, Chi Hong ^{[1
]}

Lei, Yuan ^{[1
]}

Luo, Peng ^{[1
]}

Lin, Sheng ^{[1
]}

Huo, Xiao ^{[1
]}

Li, Yiu Kei ^{[1
]}

Ieong, Mei Kei ^{[1
]}

机构：

[1] United Microelect Ctr Hong Kong Ltd, Hong Kong, Peoples R China

来源：

2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM) | 2021年

关键词：

Mixed Signal; Binarized Convolution Neural Network;

D O I：

10.1109/EDTM50988.2021.9420927

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Binarized Convolutional Neural Network (CNN) processor with mixed signal implementation has demonstrated ultra-low power operation capability in recent years. However low power advantage is valid at low signal to noise ratio (SNR) regimes, which limits the network size could be used thus sacrifice the computation capability. A mixed-signal binarized CNN processor, with group-based binarized CNN architecture is introduced. The SNR requirement of mixed signal processing is relaxed without sacrifices the network capability.

引用

页数：3

共 50 条

[31] A very low power CMOS mixed-signal IC for Implantable pacemaker applications
Wong, LSY
Hossain, S
Ta, A
Weaver, L
Shaquer, C
Walker, A
Edvinsson, J
Rivas, D
Naas, H
Fawzi, A
Uhrenius, A
Lindberg, J
Johansson, J
Arvidsson, P
2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 318 - 319
[32] LOW-POWER TOPS THE CICC AGENDA FOR ANALOG AND MIXED-SIGNAL ICS
GOODENOUGH, F
ELECTRONIC DESIGN, 1994, 42 (09) : 46 - &
[33] Challenges in mixed-signal IC design of CNN chips in submicron CMOS
Rodriguez-Vazquez, A
Dominguez-Castro, R
Espejo, S
CNNA 98 - 1998 FIFTH IEEE INTERNATIONAL WORKSHOP ON CELLULAR NEURAL NETWORKS AND THEIR APPLICATIONS - PROCEEDINGS, 1998, : 13 - 13
[34] Programmable retinal dynamics in a CMOS mixed-signal array processor chip
Carmona, R
Jiménez-Garrido, F
Domíguez-Castro, R
Espejo, S
Rodríguez-Vázquez, A
BIOENGINEERED AND BIOINSPIRED SYSTEMS, 2003, 5119 : 13 - 23
[35] Mixed-Signal Verification Methods for Multi-Power Mixed-Signal System-on-Chip (SoC) Design
Liang, Chao
2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
[36] A mixed-signal BiCMOS front-end signal processor for high-temperature applications
Vermesan, Ovidiu
Blystad, Lars-Cyril Julin
Bahr, Roy
Hjelstuen, Magnus
Beneteau, Lionel
Froelich, Benoit
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (07) : 1638 - 1647
[37] Managing power consumption in analog and mixed-signal circuits
Margolin, B
COMPUTER DESIGN, 1997, 36 (01): : 36 - &
[38] A mixed-signal SOC signal processor that incorporates all the drive electronics in a single-chip
Bathaee, M
Nicolae, D
Moustoufi, Z
Leonescu, D
Udrea, RM
Ghezel, H
Andrian-Albescu, C
Minca, I
Fratu, O
ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 501 - 504
[39] A low-power mixed-signal baseband system design for wireless sensor networks
Li, Y
De Bernardinis, F
Otis, B
Rabaey, JM
Vincentelli, AS
CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 55 - 58
[40] Power Profiling of Embedded Analog/Mixed-Signal Systems
Haase, Jan
Grimm, Christoph
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 250 - 250

← 1 2 3 4 5 →