Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling

被引:41
|
作者
Guin, U. [1 ]
Forte, D. [2 ]
Tehranipoor, M. [2 ]
机构
[1] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA
[2] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Combating die and IC recycling (CDIR); counterfeit integrated circuits (ICs); negative bias temperature instability (NBTI)-aware; recycling; SILICON ODOMETER; NBTI; HCI;
D O I
10.1109/TVLSI.2015.2466551
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The recycling of electronic components has become a major industrial and governmental concern, as it could potentially impact the security and reliability of a wide variety of electronic systems. It is extremely challenging to detect a recycled integrated circuit (IC) that is already used for a very short period of time because the process variations outpace the degradation caused by aging, especially in lower technology nodes. In this paper, we propose a suite of solutions, based on lightweight negative bias temperature instability (NBTI)-aware ring oscillators (ROs), for combating die and IC recycling (CDIR) when ICs are used for a very short duration. The proposed solutions are implemented in the 90-nm technology node. The simulation results demonstrate that our newly proposed NBTI-aware multiple pair RO-based CDIRs can detect ICs used only for a few hours.
引用
收藏
页码:1233 / 1246
页数:14
相关论文
共 50 条
  • [31] A Low-Power Low-Cost On-Chip Digital Background Calibration for Pipelined ADCs
    Peng, Xizhu
    Guo, Jinfeng
    Bao, Qingqing
    Li, Zeyu
    Zhuang, Haoyu
    Tang, He
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [32] A Low-Power Low-Cost On-Chip Digital Background Calibration for Pipelined ADCs
    Peng, Xizhu
    Guo, Jinfeng
    Bao, Qingqing
    Li, Zeyu
    Zhuang, Haoyu
    Tang, He
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (11) : 2568 - 2574
  • [33] Low-cost solution for protecting IPs against scan-based
    Lee, Jeremy
    Tehranipoor, Mohammad
    Plusquellic, Jim
    24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 94 - +
  • [34] Low-Cost Clock Distribution Network in Highly Compact Integrated Circuits Against Single Event Transients
    Nia, Ehsan Borhani
    Hoseini, Amir Mohammad
    2024 32ND INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, ICEE 2024, 2024, : 1009 - 1012
  • [35] Low-Cost Port Allocation Scheme for Minimizing Deflections in Bufferless On-Chip Networks
    Stojanovic, Igor Z.
    Jovanovic, Milica D.
    Djordjevic, Goran Lj.
    2013 21ST TELECOMMUNICATIONS FORUM (TELFOR), 2013, : 357 - 360
  • [36] Piezoresistive Conductive Microfluidic Membranes for Low-Cost On-Chip Pressure and Flow Sensing
    Islam, Md. Nazibul
    Doria, Steven M.
    Fu, Xiaotong
    Gagnon, Zachary R.
    SENSORS, 2022, 22 (04)
  • [37] Spectrum Reconstruction from MIMO Perspectives for Realizing Low-cost On-chip Spectrometers
    Chang, Cheng-Chun
    Wu, Chien-Ta
    Chuang, Yung-Chi
    Choi, Byung Il
    2014 IEEE SENSORS, 2014, : 2074 - 2077
  • [38] A low-cost test for butterfly fat tree-based on-chip networks
    You, Zhi-Qiang
    Peng, Fu-Hui
    Kuang, Ji-Shun
    Zhang, Da-Fang
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2011, 39 (11): : 2663 - 2669
  • [39] Low-cost and compact design method for reversible sequential circuits
    Kalantari, Zeinab
    Eshghi, Mohammad
    Mohammadi, Majid
    Jassbi, Somayeh
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (11): : 7497 - 7519
  • [40] Low-cost and compact design method for reversible sequential circuits
    Zeinab Kalantari
    Mohammad Eshghi
    Majid Mohammadi
    Somayeh Jassbi
    The Journal of Supercomputing, 2019, 75 : 7497 - 7519