Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling

被引:41
|
作者
Guin, U. [1 ]
Forte, D. [2 ]
Tehranipoor, M. [2 ]
机构
[1] Univ Connecticut, Dept Elect & Comp Engn, Storrs, CT 06269 USA
[2] Univ Florida, Dept Elect & Comp Engn, Gainesville, FL 32611 USA
基金
美国国家科学基金会;
关键词
Combating die and IC recycling (CDIR); counterfeit integrated circuits (ICs); negative bias temperature instability (NBTI)-aware; recycling; SILICON ODOMETER; NBTI; HCI;
D O I
10.1109/TVLSI.2015.2466551
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The recycling of electronic components has become a major industrial and governmental concern, as it could potentially impact the security and reliability of a wide variety of electronic systems. It is extremely challenging to detect a recycled integrated circuit (IC) that is already used for a very short period of time because the process variations outpace the degradation caused by aging, especially in lower technology nodes. In this paper, we propose a suite of solutions, based on lightweight negative bias temperature instability (NBTI)-aware ring oscillators (ROs), for combating die and IC recycling (CDIR) when ICs are used for a very short duration. The proposed solutions are implemented in the 90-nm technology node. The simulation results demonstrate that our newly proposed NBTI-aware multiple pair RO-based CDIRs can detect ICs used only for a few hours.
引用
收藏
页码:1233 / 1246
页数:14
相关论文
共 50 条
  • [1] Low-cost On-Chip Structures for Combating Die and IC Recycling
    Guin, Ujjwal
    Zhang, Xuehui
    Forte, Domenic
    Tehranipoor, Mohammad
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [2] Low-Cost Packaging of 300 GHz Integrated Circuits With an On-Chip Patch Antenna
    Bakshi, Harshpreet S.
    Byreddy, Pranith R.
    Kenneth, K. O.
    Blanchard, A.
    Lee, Mark
    Tuncer, Enis
    Choi, Wooyeol
    IEEE ANTENNAS AND WIRELESS PROPAGATION LETTERS, 2019, 18 (11): : 2444 - 2448
  • [3] An On-chip Binning Sensor for Low-Cost and Accurate Speed Binning
    Zhang, Dongrong
    Wang, Xiaoxiao
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2017, : 151 - 155
  • [4] Representative Critical Reliability Paths for Low-Cost and Accurate On-Chip Aging Evaluation
    Wang, Shuo
    Chen, Jifeng
    Tehranipoor, Mohammad
    2012 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2012, : 736 - 741
  • [5] Low-Cost Packaging of 300 GHz Integrated Circuits With an On-Chip Patch Antenna (vol 18, pg 2444, 2019)
    Bakshi, Harshpreet S.
    Byreddy, Pranith R.
    O, Kenneth K.
    Blanchard, Andrew
    Lee, Mark
    Tuncer, Enis
    Choi, Wooyeol
    IEEE ANTENNAS AND WIRELESS PROPAGATION LETTERS, 2020, 19 (08): : 1466 - 1466
  • [6] On-Chip ESD Protection Design for HV Integrated Circuits
    Ker, Ming-Dou
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [7] Low-Cost On-Chip Clock Jitter Measurement Scheme
    Omana, Martin
    Rossi, Daniele
    Giaffreda, Daniele
    Metra, Cecilia
    Mak, T. M.
    Rahman, Asifur
    Tam, Simon
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (03) : 435 - 443
  • [8] On-chip spectrometer for low-cost optical coherence tomography
    Nitkowski, Arthur
    Preston, Kyle
    Sherwood-Droz, Nicolas
    Schmidt, Bradley S.
    Hajian, Arsen R.
    OPTICAL COHERENCE TOMOGRAPHY AND COHERENCE DOMAIN OPTICAL METHODS IN BIOMEDICINE XVIII, 2014, 8934
  • [9] Low-cost flip-chip process for monolithic microwave integrated circuits and optical components
    Humpston, G
    Vincent, JH
    Watson, N
    GEC JOURNAL OF TECHNOLOGY, 1998, 15 (02): : 91 - 96
  • [10] Low-cost all-polymer integrated circuits
    Drury, CJ
    Mutsaers, CMJ
    Hart, CM
    Matters, M
    de Leeuw, DM
    APPLIED PHYSICS LETTERS, 1998, 73 (01) : 108 - 110