Redefining cost of test in an SOC world

被引：0
|
作者：
Garcia, R [1 ]
机构：
[1] NPTest, San Jose, CA 95134 USA
来源：
EE-EVALUATION ENGINEERING | 2003年 / 42卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Optimizing COT for SOCs requires a new way of thinking.
引用
收藏
页码：30 / +
页数：5
相关论文
共 50 条
  • [1] DFT for low cost SOC test
    Parekhji, RA
    14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 451 - 451
  • [2] SoC test system speeds design verification, cuts test cost
    Bursky, Dave
    Electronic Design, 2002, 50 (20)
  • [3] Test cost reduction for SoC using a combined approach to test data compression and test scheduling
    Zhou, Quming
    Balakrishnan, Kedarnath J.
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 39 - +
  • [4] Application of serial transformations in scan-based SOC test for test cost reduction
    Sinanoglu, Ozgur
    Orailoglu, Alex
    KUWAIT JOURNAL OF SCIENCE & ENGINEERING, 2009, 36 (1B): : 167 - 195
  • [5] Test Integration for SOC Supporting Very Low-Cost Testers
    Chi, Chun-Chuan
    Lo, Chih-Yen
    Ko, Te-Wen
    Wu, Cheng-Wen
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 287 - 292
  • [6] An SoC based Cost Effective Static Linearity Test Scheme for ADCs
    Manda, P. R. R. K. Tirumalesu
    Rai, Keerthan
    2023 IEEE INTERNATIONAL TEST CONFERENCE INDIA, ITC INDIA, 2023,
  • [7] Area-time associated test cost model for SoC and lower bound of test time
    张金艺
    翁寒一
    黄徐辉
    蔡万林
    Journal of Shanghai University(English Edition), 2011, 15 (01) : 43 - 48
  • [8] Area-time associated test cost model for SoC and lower bound of test time
    张金艺
    翁寒一
    黄徐辉
    蔡万林
    Advances in Manufacturing, 2011, 15 (01) : 43 - 48
  • [9] Redefining the Third World
    Kariuki, SM
    JOURNAL OF ASIAN AND AFRICAN STUDIES, 2001, 36 (02) : 237 - 239
  • [10] REDEFINING WORLD POWER
    PFAFF, W
    FOREIGN AFFAIRS, 1991, 70 (01) : 34 - 48
12345