Quo vadis, SLD? Reasoning about the trends and challenges of system level design

被引:172
|
作者
Sangiovanni-Vincentelli, Alberto
机构
[1] Department of Electrical Engineering and Computer Science, University of California, Berkeley
基金
美国国家科学基金会;
关键词
embedded software; embedded systems; models and tools; platform-based design (PBD); system-level design (SLD); system-level design environments;
D O I
10.1109/JPROC.2006.890107
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
System-level design (SLD) is considered by many as the next frontier in electronic design automation (EDA). SLD means many things to different people since there is no wide agreement on a definition of the term. Academia, designers, and EDA experts have taken different avenues to attack the problem, for the most part springing from the basis of traditional EDA and trying to raise the level of abstraction at which integrated circuit designs are captured, analyzed, and synthesized from. However, my opinion is that this is just the tip of the iceberg of a much bigger problem that is common to all system industry. In particular, I believe that notwithstanding the obvious differences in the vertical industrial segments (for example, consumer, automotive, computing, and communication), there is a common underlying basis that can be explored. This basis may yield a novel EDA industry and even a novel engineering field that could bring substantial productivity gains not only to the semiconductor industry but to all system industries including industrial and automotive, communication and computing, avionics and building automation, space and agriculture, and health and security, in short, a real technical renaissance. In this paper, I present the challenges faced by industry in system level design. Then, I propose a design methodology, platform-based design (PBD), that has the potential of addressing these challenges in a unified way. Further, I place methodology and tools available today in the PBD framework and present a tool environment, Metropolis, that supports PBD and that can be used to integrate available tools and methods together with two examples of its application to separate industrial domains © 2007 IEEE.
引用
收藏
页码:467 / 506
页数:40
相关论文
共 28 条
  • [1] Quo Vadis Industry 4.0? Position, Trends, and Challenges
    Leitao, Paulo
    Pires, Flavia
    Karnouskos, Stamatis
    Colombo, Armando Walter
    [J]. IEEE OPEN JOURNAL OF THE INDUSTRIAL ELECTRONICS SOCIETY, 2020, 1 (01): : 298 - 310
  • [2] Quo Vadis IC System Design?
    Vincentelli, Alberto Sangiovanni
    [J]. 2023 9TH INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES, IWASI, 2023, : 234 - 234
  • [3] Quo Vadis, PUF? Trends and Challenges of Emerging Physical-Disorder based Security
    Rostami, Masoud
    Wendt, James B.
    Potkonjak, Miodrag
    Koushanfar, Farinaz
    [J]. 2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,
  • [4] Reasoning about software system design with SSM
    Kokol, P
    [J]. SYSTEMS FOR SUSTAINABILITY: PEOPLE, ORGANIZATIONS, AND ENVIRONMENTS, 1997, : 579 - 582
  • [5] Challenges in system-level design
    Wolf, W
    [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
  • [6] Challenges in system-level design
    Wolf, W
    [J]. FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
  • [7] Heterogeneous System-Level Package Integration - Trends and Challenges
    Lee, Frank J. C.
    Wong, Mei
    Tzou, Jerry
    Yuan, Jonathan
    Chang, Daniel
    Rusu, Stefan
    [J]. 2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [8] Trends and challenges with system-on-chip technology for multimedia system design
    Chen, YK
    Kung, SY
    [J]. 2005 Emerging Information Technology Conference (EITC), 2005, : 34 - 37
  • [9] DESIGN TRENDS AND CHALLENGES OF ADVANCED WAFER-LEVEL MANUFACTURING AND FANOUT
    Acito, Bill
    [J]. 2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
  • [10] SYSTEM LEVEL THERMAL DESIGN CHALLENGES IN VALIDATION PLATFORMS
    Mohammed, Rahima K.
    Sahan, Ridvan A.
    Pang, Ying-Feng
    [J]. IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 2, 2010, : 1077 - 1086