System-level co-design methodology based on platform design flow for system-on-chip

被引:0
|
作者
Wen, Quan [1 ]
机构
[1] SE Univ, Dept Management Engn, Nanjing 210096, Peoples R China
[2] N Univ Minorities, Dept Comp Engn, Yinchuan 750021, Peoples R China
来源
7TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN | 2006年
关键词
co-design; platform-based design; system level reuse; system-on-chip;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Synthesis methods are important elements in platform-based design methodologies. This paper addresses platform-based design for system-on-chip (SoC). It takes hardware/software co-design and high level design reuse as keys to SoCs design. Particularly, it uses existing designs as starting points for new system implementations and put more stress on system level reuse. First, it introduces a. system level co-exploration methodology and analyzes a typical platform-based design flow. Then it gives performance analysis and proposes a revised platform-based design flow. To support design technology innovations, several synthesis issues are discussed, such as platform reuse and configurable architecture. It also presents market-oriented views and introduces synthesis tools to support the co-design methodology.
引用
收藏
页码:246 / 249
页数:4
相关论文
共 50 条
  • [41] Random testing for system-level functional verification of system-on-chip
    Ma Qinsheng
    Cao Yang
    Yang Jun
    Wang Min
    JOURNAL OF SYSTEMS ENGINEERING AND ELECTRONICS, 2009, 20 (06) : 1378 - 1383
  • [42] Random testing for system-level functional verification of system-on-chip
    Ma Qinsheng 1
    2.State Key Lab.of Software Engineering
    3.Second Dept.
    JournalofSystemsEngineeringandElectronics, 2009, 20 (06) : 1378 - 1383
  • [43] Hardware/software co-design and verification methodology from system level based on System Dependence Graph
    Sasaki, Shunsuke
    Nishihara, Tasuku
    Ando, Daisuke
    Fujita, Masahiro
    JOURNAL OF UNIVERSAL COMPUTER SCIENCE, 2007, 13 (13) : 1972 - 2001
  • [44] Design and Evaluation of a System-on-Chip based Modulator
    Singh, Vinita
    Manikandan, J.
    2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY, 2019, : 13 - 17
  • [45] C++ based system-on-chip design
    Caldari, M
    Conti, M
    Coppola, M
    Giuliodori, M
    Turchetti, C
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2001, 26 (3-4): : 115 - 123
  • [46] C++ based system-on-chip design
    Caldari, M.
    Conti, M.
    Coppola, M.
    Giuliodori, M.
    Turchetti, C.
    Canadian Journal of Electrical and Computer Engineering, 2001, 26 (3-4) : 115 - 123
  • [47] System-on-Chip Design and Implementation
    Brackenbury, Linda E. M.
    Plana, Luis A.
    Pepper, Jeffrey
    IEEE TRANSACTIONS ON EDUCATION, 2010, 53 (02) : 272 - 281
  • [48] The Controller Design Based on Fieldbus and System-on-Chip
    Lin, Shiwei
    2009 INTERNATIONAL CONFERENCE ON INFORMATION MANAGEMENT, INNOVATION MANAGEMENT AND INDUSTRIAL ENGINEERING, VOL 3, PROCEEDINGS, 2009, : 567 - 569
  • [49] Gamification of System-on-Chip Design
    Hamalainen, Timo D.
    Salminen, Erno
    2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2014,
  • [50] System level modelling of reconfigurable FFT architecture for system-on-chip design
    Ahmadinia, Ali
    Ahmad, Balal
    Arslan, Tughrul
    NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 169 - +