Rule-based Equivalence Checking of System-level Design Descriptions

被引:1
|
作者
Yoshida, Hiroaki [1 ]
Fujita, Masahiro [1 ]
机构
[1] Univ Tokyo, VLSI Design & Educ Ctr, Tokyo 1138654, Japan
关键词
D O I
10.1109/ICCCAS.2009.5250314
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents our study on rule-based equivalence checking of system-level design descriptions. The rule-based equivalence checking proves the equivalence of two system-level design descriptions by applying equivalence rules in a bottom-up manner. In this paper, we first introduce our intermediate representation of system-level design, and then show a set of representative equivalence rules. Since our equivalence checking method is based on potential internal equivalences identified by using random simulation, we also present how to prove the equivalence based on such potential internal equivalences. Finally, we explain our implementation of the rule-based equivalence checker and demonstrate its feasibility and efficiency using an example design.
引用
收藏
页码:1139 / 1143
页数:5
相关论文
共 50 条
  • [1] Improving the Accuracy of Rule-based Equivalence Checking of System-level Design Descriptions by Identifying Potential Internal Equivalences
    Yoshida, Hiroaki
    Fujita, Masahiro
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 366 - 370
  • [2] Equivalence checking with rule-based equivalence propagation and high-level synthesis
    Nishihara, Tasuku
    Matsumoto, Takeshi
    Fujita, Masahiro
    HLDVT'06: ELEVENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2006, : 162 - +
  • [3] Automatic merge-point detection for sequential equivalence checking of system-level and RTL descriptions
    Alizadeh, Bijan
    Fujita, Masahiro
    AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, PROCEEDINGS, 2007, 4762 : 129 - +
  • [4] Rule-based approaches for equivalence checking of SpecC programs
    Shankar, Subash
    Fujita, Masahiro
    MEMOCODE'08: SIXTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2008, : 39 - +
  • [5] Equivalence checking: A rule-based approach extended abstract
    Fujita, Masahiro
    Shankar, Subash
    Shunsuke, Sasaki
    FOURTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, 2006, : 197 - 197
  • [6] Solver Technology for System-level to RTL Equivalence Checking
    Koelbl, Alfred
    Jacoby, Reily
    Jain, Himanshu
    Pixley, Carl
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 196 - 201
  • [7] Sequential equivalence checking between system level and RTL descriptions
    Vasudevan, Shobha
    Viswanath, Vinod
    Abraham, Jacob A.
    Tu, JiaJin
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2008, 12 (04) : 377 - 396
  • [8] Sequential equivalence checking between system level and RTL descriptions
    Shobha Vasudevan
    Vinod Viswanath
    Jacob A. Abraham
    JiaJin Tu
    Design Automation for Embedded Systems, 2008, 12 : 377 - 396
  • [9] Formal Equivalence Checking Between System-Level and RTL Descriptions without Pre-Given Mapping Information
    Hu, Jian
    Li, Tun
    Li, Sikun
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (10)
  • [10] Leveraging sequential equivalence checking to enable system-level to RTL flows
    Urard, Pascal
    Maalej, Asma
    Guizzetti, Roberto
    Chawla, Nitin
    Krishnaswamy, Venkatram
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 816 - 821