A size-balancing approach to mixed mode placement

被引:0
|
作者
Wu, WM [1 ]
Li, ZY [1 ]
Zhou, HB [1 ]
Hong, XL [1 ]
Bian, JN [1 ]
机构
[1] Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China
关键词
mixed mode; placement;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Mixed mode is a combination of standard cell and macro block, which is an often-occurred situation in practice. Existing flat and hierarchical algorithms suffer either bad quality or high complexity when coping with the great difference of component size. Further more, even the state-of-the-art placement algorithms are becoming incompetent with the rapidly increasing of the number of placement components. In this paper, an efficient scheme for mixed mode placement is presented. The scheme is named BMMP (Balanced Mixed Mode Placer) because it first does a clustering procedure to the original circuit to obtain a set of new placement components with balanced size. Then a quadratic global placement procedure is applied to the condensed circuit to achieve a cluster-level solution with global optima. At the end of global placement, the macro blocks are restored to their original shape, and the overlaps among them are resolved by a SP (Sequence Pair) based procedure. Placement improvement is then done to both the macro blocks and standard cells by moving them to their optimal locations. At last, a detailed placement procedure completes the final placement without any overlap. The algorithm is tested on a set of circuits with different number of standard cells and macro blocks, and obtains excellent results.
引用
收藏
页码:309 / 314
页数:6
相关论文
共 50 条
  • [31] Handling Complexities in Modern Large-Scale Mixed-Size Placement
    Yan, Jackey Z.
    Viswanathan, Natarajan
    Chu, Chris
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 436 - 441
  • [32] Analytical Placement of Mixed-size Circuits for Better Detailed-Routability
    Li, Shuai
    Koh, Cheng-Kok
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 41 - 46
  • [33] Routability-Driven Analytical Placement for Mixed-Size Circuit Designs
    Hsu, Meng-Kai
    Chou, Sheng
    Lin, Tzu-Hen
    Chang, Yao-Wen
    2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 80 - 84
  • [34] Routability-aware Placement Guidance Generation for Mixed-size Designs
    Cheng, Chieh-Yu
    Wang, Ting-Chi
    2023 24TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED, 2023, : 90 - 96
  • [35] A Clustering Approach to Edge Controller Placement in Software-Defined Networks with Cost Balancing
    Soleymanifar, Reza
    Beck, Amber Srivastava Carolyn
    Salapaka, Srinivasa
    IFAC PAPERSONLINE, 2020, 53 (02): : 2642 - 2647
  • [36] An optimal edge server placement approach for cost reduction and load balancing in intelligent manufacturing
    Zhongmin Wang
    Weiye Zhang
    Xiaomin Jin
    Yihua Huang
    Chen Lu
    The Journal of Supercomputing, 2022, 78 : 4032 - 4056
  • [37] Mixed-Size Placement with Fixed Macrocells using Grid-Warping
    Xiu, Zhong
    Rutenbar, Rob A.
    ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2007, : 103 - +
  • [38] Design-Hierarchy Aware Mixed-Size Placement for Routability Optimization
    Chuang, Yi-Lin
    Nam, Gi-Joon
    Alpert, Charles J.
    Chang, Yao-Wen
    Roy, Jarrod
    Viswanathan, Natarajan
    2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 663 - 668
  • [39] An optimal edge server placement approach for cost reduction and load balancing in intelligent manufacturing
    Wang, Zhongmin
    Zhang, Weiye
    Jin, Xiaomin
    Huang, Yihua
    Lu, Chen
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (03): : 4032 - 4056
  • [40] On the use of a mixed-mode approach for MEMS testing
    Islam, Md. Fokfirul
    Ali, M. A. Mohd.
    2006 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2006, : 62 - +