A low-voltage low-power sigma-delta modulator with improved performance in overload condition

被引：1
|
作者：
Thompson, H [1 ]
Hufford, M [1 ]
Evans, W [1 ]
Naviasky, E [1 ]
机构：
[1] Cadence Design Serv, Columbia, MD 21045 USA
来源：
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2004年
关键词：
D O I：
10.1109/CICC.2004.1358873
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A 4(th)-order sigma-delta modulator is presented that offers significantly improved stability and SNR when the input is overloaded, compared to conventional single-bit modulators. The circuit combines the high linearity of a single-bit architecture with the increased stability of a multi-bit converter. Fabricated in a 0.13-mum CMOS logic process, it draws 208 muA from a 1.25V nominal supply. Clocked at 1.5 MHz, the input bandwidth is 150 Hz - 11 kHz, with SNR of 84 dB.
引用
收藏
页码：519 / 522
页数：4
相关论文
共 50 条
  • [41] A low power sigma-delta modulator using class-C inverter
    Chae, Youngcheol
    Han, Gunhee
    2007 Symposium on VLSI Circuits, Digest of Technical Papers, 2007, : 240 - 241
  • [42] Design of extremely low power sigma-delta modulator based on cascode inverter
    Chen C.-Y.
    Chen L.-M.
    Huang X.-D.
    Zhang H.-Y.
    Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science), 2018, 52 (06): : 1068 - 1072and1080
  • [43] Low Power Asynchronous Sigma-Delta Modulator using Hysteresis Level Control
    Deshmukh, Anita Arvind
    Deshmukh, Raghavendra
    Patrikar, Rajendra
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 353 - 354
  • [44] Distortion and Its Suppression in Low-Power Delta-Sigma Modulator
    Ishikuro, Hiroki
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 452 - 455
  • [45] A 2nd Order CMOS Sigma-Delta Modulator Design Suitable for Low-Power Biosensor Applications
    Selby, Ryan
    Chen, Tom
    BIOMEDICAL ENGINEERING SYSTEMS AND TECHNOLOGIES (BIOSTEC 2013), 2014, 452 : 3 - 12
  • [46] An analog sigma-delta modulator with shared operational amplifier for low-power class-D audio amplifier
    Noh, Jinho
    Lee, Jisoo
    Yoo, Changsik
    IEICE ELECTRONICS EXPRESS, 2015, 12 (17):
  • [47] A Passive 2nd-Order Sigma-Delta Modulator for Low-Power Analog-to-Digital Conversion
    Roy, Angsuman
    Baker, R. Jacob
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 595 - 598
  • [48] A new low-power sigma-delta modulator with the reduced number of op-amps for speech band applications
    Safarian, AQ
    Sahandi, F
    Atarodi, SM
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 1033 - 1036
  • [49] Design of A high performance low-power consumption discrete time Second order Sigma-Delta modulator used for Analog to Digital Converter
    Laajimi, Radwene
    Masmoudi, Mohamed
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2012, 3 (11) : 108 - 114
  • [50] Low-Power Low-Voltage ΔΣ Modulator Using Switched-Capacitor Passive Filters
    Yeknami, Ali Fazli
    Alvandpour, Atila
    VLSI-SOC: AT THE CROSSROADS OF EMERGING TRENDS, 2015, 461 : 94 - 118
12345