High Breakdown Voltage MESFETs Integrated with SOI CMOS Technologies

被引：1
|
作者：
Thornton, Trevor [1 ]
机构：
[1] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA
来源：
2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2019年
关键词：
silicon-on-insulator; MESFETs; CMOS; power devices; power amplifiers; K-band; TOM3 and Angelov models;
D O I：
10.1109/S3S46989.2019.9320668
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The high-voltage, high-current, and RF applications of SOI MESFETs are reviewed. Seamless integration of the MESFETs with highly scaled CMOS technologies enables a variety of RF and mixed-signal applications that can be simulated using industry standard device models.
引用
收藏
页数：1
相关论文
共 50 条
  • [41] High voltage SOI CMOS IC technology for driving plasma display panels
    Kobayashi, K
    Yanagigawa, H
    Mori, K
    Yamanaka, S
    Fujiwara, A
    ISPSD '98 - PROCEEDINGS OF THE 10TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 1998, : 141 - 144
  • [42] A CCD clock controller ASIC using novel design techniques integrated in a CMOS 0.8μm SOI high voltage process
    WaIder, J. P.
    Abiad, R.
    Bebek, C. J.
    Chao, G.
    Gnani, D.
    Karcher, A.
    Krieger, B.
    von der Lippe, H.
    2007 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-11, 2007, : 2404 - +
  • [43] Design and simulation of high-voltage CMOS devices compatible with standard CMOS technologies
    Liu, Kuiwei
    Han, Zhengsheng
    Qian, He
    Chen, Zerui
    Yu, Yang
    Rao, Jingshi
    Xian, Wenling
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2003, 24 (07): : 758 - 762
  • [44] Thin partial SOI power devices for high voltage integrated circuits
    Udrea, F
    Lim, HT
    Garner, D
    Popescu, A
    Milne, W
    Hemment, PLF
    PERSPECTIVES, SCIENCE AND TECHNOLOGIES FOR NOVEL SILICON ON INSULATOR DEVICES, 2000, 73 : 321 - 327
  • [45] Fabrication of SiGe HBT integrated SOI CMOS
    Zhang, Jing
    Tang, Zhaohuan
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [46] Review of technologies for high-voltage integrated circuits
    Zhang, Bo
    Zhang, Wentong
    Zhu, Le
    Zu, Jian
    Qiao, Ming
    Li, Zhaoji
    TSINGHUA SCIENCE AND TECHNOLOGY, 2022, 27 (03) : 495 - 511
  • [47] Integrated circuits and manufacturing - High performance CMOS logic technologies
    Moussavi, M.
    Grider, T.
    Technical Digest - International Electron Devices Meeting, 2000,
  • [48] Dimension Effect on Breakdown Voltage of Partial SOI LDMOS
    Hu, Yue
    Liu, Huazhen
    Xu, Qianqian
    Wang, Luwen
    Wang, Jing
    Chen, Shichang
    Zhao, Peng
    Wang, Ying
    Wang, Gaofeng
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2017, 5 (03): : 157 - 163
  • [49] Review of Technologies for High-Voltage Integrated Circuits
    Bo Zhang
    Wentong Zhang
    Le Zhu
    Jian Zu
    Ming Qiao
    Zhaoji Li
    TsinghuaScienceandTechnology, 2022, 27 (03) : 495 - 511
  • [50] Implementation and Optimization of Asymmetric Transistors in Advanced SOI CMOS Technologies for High Performance Microprocessors
    Hoentschel, J.
    Wei, A.
    Wiatr, M.
    Gehring, A.
    Scheiper, T.
    Mulfinger, R.
    Feudel, T.
    Lingner, T.
    Poock, A.
    Muehle, S.
    Krueger, C.
    Herrmann, T.
    Klix, W.
    Stenzel, R.
    Stephan, R.
    Huebler, P.
    Kammler, T.
    Shi, P.
    Raab, M.
    Greenlaw, D.
    Horstmann, M.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 649 - +
12345